|
HD6432351 Datasheet, PDF (451/989 Pages) Renesas Technology Corp – The H8S/2000 CPU has an internal 32-bit architecture, is provided with sixteen 16-bit general registers and a concise | |||
|
◁ |
Bit 3âInput Capture/Output Compare Flag D (TGFD): Status flag that indicates the
occurrence of TGRD input capture or compare match in channels 0 and 3.
In channels 1, 2, 4, and 5, bit 3 is reserved. It is always read as 0 and cannot be modified.
Bit 3
TGFD
0
1
Description
[Clearing conditions]
(Initial value)
⢠When DTC is activated by TGID interrupt while DISEL bit of MRB in DTC is 0
⢠When 0 is written to TGFD after reading TGFD = 1
[Setting conditions]
⢠When TCNT = TGRD while TGRD is functioning as output compare register
⢠When TCNT value is transferred to TGRD by input capture signal while TGRD is
functioning as input capture register
Bit 2âInput Capture/Output Compare Flag C (TGFC): Status flag that indicates the
occurrence of TGRC input capture or compare match in channels 0 and 3.
In channels 1, 2, 4, and 5, bit 2 is reserved. It is always read as 0 and cannot be modified.
Bit 2
TGFC
0
1
Description
[Clearing conditions]
(Initial value)
⢠When DTC is activated by TGIC interrupt while DISEL bit of MRB in DTC is 0
⢠When 0 is written to TGFC after reading TGFC = 1
[Setting conditions]
⢠When TCNT = TGRC while TGRC is functioning as output compare register
⢠When TCNT value is transferred to TGRC by input capture signal while TGRC is
functioning as input capture register
431
|
▷ |