PXN20RM Datasheet, PDF (987/1376 Pages) Freescale Semiconductor, Inc – PXN20 Microcontroller

Deserial – Serial Peripheral Interface (DSPI)
2
4
8
16
32
64
128
256
512
1024
2048
4096
8192
16384
32768
65536
Table 30-36. Delay Values
Delay Prescaler Values
1
20.0 ns
40.0 ns
80.0 ns
160.0 ns
320.0 ns
640.0 ns
1.3 s
2.6 s
5.1 s
10.2 s
20.5 s
41.0 s
81.9 s
163.8 s
327.7 s
655.4 s
3
60.0 ns
120.0 ns
240.0 ns
480.0 ns
960.0 ns
1.9 s
3.8 s
7.7 s
15.4 s
30.7 s
61.4 s
122.9 s
245.8 s
491.5 s
983.0 s
2.0 ms
5
100.0 ns
200.0 ns
400.0 ns
800.0 ns
1.6 s
3.2 s
6.4 s
12.8 s
25.6 s
51.2 s
102.4 s
204.8 s
409.6 s
819.2 s
1.6 ms
3.3 ms
7
140.0 ns
280.0 ns
560.0 ns
1.1 s
2.2 s
4.5 s
9.0 s
17.9 s
35.8 s
71.7 s
143.4 s
286.7 s
573.4 s
1.1 ms
2.3 ms
4.6 ms
30.5.4 Oak Family Compatibility with the DSPI
Table 30-37 shows the translation of commands written to the TX FIFO command halfword with
commands written to the Command Ram of the Oak family QSPI. The table illustrates how to configure
the DSPI_CTARn registers to match the default cases for the possible combinations of the Oak Family
Control Bits in its command RAM. The defaults for the Oak Family are based on a system clock of
40 MHz. All delay variables below generate the same delay, or as close as possible, from the DSPI
100 MHz system clock that an Oak Family part would generate from its 40 MHz system clock. For other
system clock frequencies, the customer can recompute the values using Section 30.5.3, Delay Settings.
• For BITSE = 0  8 bits per transfer
• For DT = 0  0.425 µs delay: For this value, the closest value in the DSPI is 0.480 µs
• For DSCK = 0  1/2 SCK period: For this value, the value for the DSPI is 20 ns
Freescale Semiconductor
PXN20 Microcontroller Reference Manual, Rev. 1
30-61