PXN20RM Datasheet, PDF (43/1376 Pages) Freescale Semiconductor, Inc – PXN20 Microcontroller

Chapter 1
Introduction
1.1 Overview
The PXN20 products are compatible 32-bit microcontrollers built on Power Architecture^® technology.
This document describes the available features, and highlights important characteristics of the devices.
The PXN20 products are designed to address the need for single chip industrial networking applications
and are tailored to address the need for high performance and high memory size while keeping the power
consumption low. Their core and bus architecture offer high performance processing optimized for
managing intensive data exchanges between different types of communication protocols. It capitalizes on
the available development infrastructure of current Power Architecture devices and will be supported with
software drivers and an operating system to assist with user implementations.
The PXN20 devices have two levels of memory hierarchy, a 32 KB unified cache, and 2 MB of internal
flash. The PXN20 has 128 KB on-chip L2 SRAM and the PXN21 has 592 KB on-chip L2 SRAM. Refer
to Table 1 for specific memory and feature sets of the family members.
1.2 PXN20 Features
Table 1-1 provides a summary of the different members of the PXN20 family and their features. This
information is intended to provide an understanding of the range of functionality offered by this family of
devices.
Table 1-1. PXN20 Family Feature Set
Feature
Central Processing Unit (CPU)
Cache
Floating Point Unit (FPU)
Signal Processing Engine (SPE)
Memory Management Unit (MMU)
CPU Execution Speed
Input/Output Processor (IOP)
IOP Execution Speed
Flash with ECC
Data Flash Block
RAM with ECC
PXN20
e200z650
32K, 4/8way
Yes
Yes
32 entry
Static, 116 MHz
e200z0
1/2 CPU execution speed
2 MB
8x16 KB
592 KB
PXN21
e200z650
32K, 4/8way
Yes
Yes
32 entry
Static, 116 MHz
e200z0
1/2 CPU execution speed
2 MB
8x16 KB
128 KB
PXN20 Microcontroller Reference Manual, Rev. 1
Freescale Semiconductor
1-1