PXN20RM Datasheet, PDF (1097/1376 Pages) Freescale Semiconductor, Inc – PXN20 Microcontroller

Analog-to-Digital Converter (ADC)
Address: ADC_BASE + 0x0030
Access: User read/write
0
1
2
3
4
5
6
7
8
9 10 11 12 13 14 15
R
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
W
Reset 0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
16
R
0
W
Reset 0
Field
WDGnH
WDGnL
17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
0
0
0
0
0
0
0
WDG WDG WDG WDG WDG WDG WDG WDG
3H 2H 1H 0H 3L 2L 1L 0L
w1c w1c w1c w1c w1c w1c w1c w1c
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Figure 34-12. Watchdog Threshold Interrupt Status Register (WTISR)
Table 34-12. WTISR Field Descriptions
Description
This corresponds to the status flag generated when the converted value is higher than the programmed higher
threshold.
This corresponds to the status flag generated when the converted value is lower than the programmed lower
threshold.
34.3.2.12 Watchdog Threshold Interrupt Mask Register (WTIMR)
The WTIMR register contains the threshold interrupt enable bits.
Address: ADC_BASE + 0x0030
Access: User read/write
0
1
2
3
4
5
6
7
8
9 10 11 12 13 14 15
R
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
W
Reset 0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
16
R
0
W
Reset 0
17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
0
0
0
0
0
0
0 MSK MSK MSK MSK MSK MSK MSK MSK
WDG WDG WDG WDG WDG WDG WDG WDG
3H 2H 1H 0H 3L 2L 1L 0L
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Figure 34-13. Watchdog Threshold Interrupt Mask Register (WTIMR)
Table 34-13. WTISR Field Descriptions
Field
Description
MSKWDGnH This corresponds to the mask bit for the interrupt generated when the converted value is higher than the
programmed higher threshold. When set, the interrupt is enabled.
MSKWDGnL This corresponds to the mask bit for the interrupt generated when the converted value is lower than the
programmed lower threshold. When set, the interrupt is enabled.
Freescale Semiconductor
PXN20 Microcontroller Reference Manual, Rev. 1
34-17