English
Language : 

SH7727 Datasheet, PDF (477/1109 Pages) Renesas Technology Corp – Renesas 32-Bit RISC Microcomputer SuperH RISC engine Family/SH7700 Series
Section 14 Direct Memory Access Controller (DMAC)
14.3.4 DMA Transfer Types
The DMAC supports the transfers shown in table 14.5. The dual address mode comprises the
direct address mode and indirect address mode. In the direct address mode, an output address
value is the data transfer target address. In the indirect address mode, the value stored in the output
address, not the output address value itself, is the data transfer target address. The data transfer
timing differs depending on the bus mode. The bus mode comprises the cycle steal mode and burst
mode.
Table 14.5 DMA Transfers
Destination
Source
External
Device with External
DACK
Memory
Memory-
Mapped
External
Device
On-Chip
Supporting
Module
XY Memory
External device with Not available Dual, single Dual, single Not available Not available
DACK
External memory
Dual, single Dual
Dual
Dual
Dual
Memory-mapped
external device
Dual, single Dual
Dual
Dual
Dual
On-chip supporting
module
Not available Dual
Dual
Dual
Dual
X/Y memory
Not available Dual
Dual
Dual
Dual
Notes: 1. Dual: Dual address mode
2. Single: Single address mode
3. The dual address mode includes the direct address mode and the indirect address
mode.
4. 16-byte transfer is not available for on-chip supporting modules.
Address Mode:
• Dual Address Mode
In the dual address mode, the transfer source and destination are accessed by addresses. Both
external and internal addresses can be used for the transfer source or destination. The dual address
mode consists of the direct address transfer mode (1) and indirect address transfer mode (2).
Rev. 5.00 Dec 12, 2005 page 405 of 1034
REJ09B0254-0500