English
Language : 

SH7727 Datasheet, PDF (256/1109 Pages) Renesas Technology Corp – Renesas 32-Bit RISC Microcomputer SuperH RISC engine Family/SH7700 Series
Section 7 Interrupt Controller (INTC)
7.3.4 Interrupt Control Register 2 (ICR2)
The ICR2 is a 16-bit read/write register that sets the detection mode to external interrupt input pins
PINT0 to PINT15. This register is initialized to H'0000 at power-on reset or manual reset, but is
not initialized in standby mode.
Bit: 15
14
13
12
11
10
9
8
PINT15S PINT14S PINT13S PINT14S PINT11S PINT10S PINT9S PINT8S
Initial value: 0
0
0
0
0
0
0
0
R/W: R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Bit:
Initial value:
R/W:
7
PINT7S
0
R/W
6
PINT6S
0
R/W
5
PINT5S
0
R/W
4
PINT4S
0
R/W
3
PINT3S
0
R/W
2
PINT2S
0
R/W
1
PINT1S
0
R/W
0
PINT0S
0
R/W
Bits 15 to 0—PINT15 to PINT0 Sense Select (PINT15S to PINT0S): Select whether interrupt
request signals to PINT15 to PINT0 are detected at low levels or high levels.
Bits 15 to 0:
PINT15S to PINT0S
0
1
Description
Interrupt requests are detected at low level input to the PINT pins
(Initial value)
Interrupt requests are detected at high level input to the PINT pins
Rev. 5.00 Dec 12, 2005 page 184 of 1034
REJ09B0254-0500