English
Language : 

SH7727 Datasheet, PDF (164/1109 Pages) Renesas Technology Corp – Renesas 32-Bit RISC Microcomputer SuperH RISC engine Family/SH7700 Series
Section 2 CPU
Instruction
DCT PDEC Sx,Dz
DCT PDEC Sy,Dz
DCF PDEC Sx,Dz
DCF PDEC Sy,Dz
PCLR Dz
DCT PCLR Dz
DCF PCLR Dz
PSHA #imm,Dz
PSHL #imm,Dz
PSTS MACH,Dz
DCT PSTS MACH,Dz
DCF PSTS MACH,Dz
PSTS MACL,Dz
Instruction Code
Operation
Execu-
tion
States DC
111110********** If DC = 1, Sx [39:16] – 1
1
*
10001010xx00zzzz → Dz
If DC = 0, nop
111110********** If DC = 1, Sy [31:16] – 1
1
*
1010101000yyzzzz → Dz
If DC = 0, nop
111110********** If DC = 0, Sx [39:16] – 1
1
*
10001011xx00zzzz → Dz
If DC = 1, nop
111110********** If DC = 0, Sy [31:16] – 1
1
*
1010101100yyzzzz → Dz
If DC = 1, nop
111110********** H'00000000 → Dz
1
*
100011010000zzzz
111110********** If DC = 1, H'00000000 → Dz 1
*
100011100000zzzz If DC = 0, nop
111110********** If DC = 0, H'00000000 → Dz 1
*
100011110000zzzz If DC = 1, nop
111110********** If imm > = 0, Dz << imm
1
*
00010iiiiiiizzzz → Dz (arithmetic shift)
If imm<0, Dz>>imm → Dz
111110********** If imm > = 0, Dz << imm
1
*
00000iiiiiiizzzz → Dz (logical shift)
If imm < 0, Dz >> imm → Dz
111110********** MACH → Dz
1
—
110011010000zzzz
111110********** If DC = 1, MACH → Dz
1
—
110011100000zzzz
111110********** If DC = 0, MACH → Dz
1
—
110011110000zzzz
111110********** MACL → Dz
1
—
110111010000zzzz
Rev. 5.00 Dec 12, 2005 page 92 of 1034
REJ09B0254-0500