AC82G41SLGQ3 Datasheet, PDF (8/604 Pages) Intel Corporation – Intel® 4 Series Chipset Family

8.4
8.5
8.6
8.7
8.8
8.9
8.10
8.11
8.12
8.13
8.14
8.15
8.16
8.17
8.18
8.19
8.20
8.21
8.22
8.23
8.24
8.25
8.26
8.27
8.28
8.29
8.30
8.31
8.32
8.33
8.34
8.35
8.36
8.37
8.38
8.39
8.40
8.41
8.42
8.43
8.44
8.45
8.46
8.47
8.48
8.49
8.50
8.51
8.52
8.53
8.54
8.55
8.56
8.57
PCISTS1—PCI Status........................................................................................ 234
RID1—Revision Identification ............................................................................ 235
CC1—Class Code ............................................................................................. 235
CL1—Cache Line Size ....................................................................................... 236
HDR1—Header Type......................................................................................... 236
PBUSN1—Primary Bus Number .......................................................................... 236
SBUSN1—Secondary Bus Number ...................................................................... 237
SUBUSN1—Subordinate Bus Number .................................................................. 237
IOBASE1—I/O Base Address ............................................................................. 238
IOLIMIT1—I/O Limit Address ............................................................................. 238
SSTS1—Secondary Status................................................................................. 239
MBASE1—Memory Base Address ........................................................................ 240
MLIMIT1—Memory Limit Address ....................................................................... 241
PMBASE1—Prefetchable Memory Base Address Upper ........................................... 242
PMLIMIT1—Prefetchable Memory Limit Address.................................................... 243
PMBASEU1—Prefetchable Memory Base Address Upper ......................................... 244
PMLIMITU1—Prefetchable Memory Limit Address Upper ........................................ 245
CAPPTR1—Capabilities Pointer ........................................................................... 246
INTRLINE1—Interrupt Line ................................................................................ 246
INTRPIN1—Interrupt Pin ................................................................................... 246
BCTRL1—Bridge Control ................................................................................... 247
PM_CAPID1—Power Management Capabilities ...................................................... 248
PM_CS1—Power Management Control/Status ...................................................... 249
SS_CAPID—Subsystem ID and Vendor ID Capabilities .......................................... 250
SS—Subsystem ID and Subsystem Vendor ID...................................................... 250
MSI_CAPID—Message Signaled Interrupts Capability ID ........................................ 251
MC—Message Control ....................................................................................... 251
MA—Message Address ...................................................................................... 252
MD—Message Data .......................................................................................... 252
PE_CAPL—PCI Express* Capability List ............................................................... 252
PE_CAP—PCI Express* Capabilities .................................................................... 253
DCAP—Device Capabilities ................................................................................ 253
DCTL—Device Control....................................................................................... 254
DSTS—Device Status ....................................................................................... 255
LCAP—Link Capabilities..................................................................................... 256
LCTL—Link Control........................................................................................... 257
LSTS—Link Status............................................................................................ 259
SLOTCAP—Slot Capabilities ............................................................................... 261
SLOTCTL—Slot Control ..................................................................................... 262
SLOTSTS—Slot Status ...................................................................................... 264
RCTL—Root Control.......................................................................................... 265
RSTS—Root Status .......................................................................................... 266
PELC—PCI Express Legacy Control ..................................................................... 266
VCECH—Virtual Channel Enhanced Capability Header............................................ 267
PVCCAP1—Port VC Capability Register 1 ............................................................. 267
PVCCAP2—Port VC Capability Register 2 ............................................................. 268
PVCCTL—Port VC Control .................................................................................. 268
VC0RCAP—VC0 Resource Capability ................................................................... 269
VC0RCTL—VC0 Resource Control ....................................................................... 270
VC0RSTS—VC0 Resource Status ........................................................................ 271
RCLDECH—Root Complex Link Declaration Enhanced ............................................ 271
ESD—Element Self Description .......................................................................... 272
LE1D—Link Entry 1 Description.......................................................................... 272
LE1A—Link Entry 1 Address .............................................................................. 273
8
Datasheet