AC82G41SLGQ3 Datasheet, PDF (241/604 Pages) Intel Corporation – Intel® 4 Series Chipset Family

Host-Secondary PCI Express* Bridge Registers (D6:F0) (Intel^® 82P45 MCH Only)
8.16
Note:
Note:
MLIMIT1—Memory Limit Address
B/D/F/Type:
Address Offset:
Default Value:
Access:
Size:
0/6/0/PCI
22–23h
0000h
RW, RO
16 bits
This register controls the processor to PCI Express non-prefetchable memory access
routing based on the following formula:
MEMORY_BASE ≤ address ≤ MEMORY_LIMIT
The upper 12 bits of the register are read/write and correspond to the upper 12
address bits A[31:20] of the 32 bit address. The bottom 4 bits of this register are read-
only and return zeroes when read. This register must be initialized by the configuration
software. For the purpose of address decode, address bits A[19:0] are assumed to be
FFFFFh. Thus, the top of the defined memory address range will be at the top of a 1 MB
aligned memory block.
Memory range covered by MBASE and MLIMIT registers are used to map non-
prefetchable PCI Express address ranges (typically where control/status memory-
mapped I/O data structures of the controller will reside) and PMBASE and PMLIMIT are
used to map prefetchable address ranges (typically device local memory). This
segregation allows application of USWC space attribute to be performed in a true plug-
and-play manner to the prefetchable address range for improved processor- PCI
Express memory access performance.
Configuration software is responsible for programming all address range registers
(prefetchable, non-prefetchable) with the values that provide exclusive address ranges
(i.e., prevent overlap with each other and/or with the ranges covered with the main
memory). There is no provision in the MCH hardware to enforce prevention of overlap
and operations of the system in the case of overlap are not ensured.
Bit
15:4
3:0
Access
RW
RO
Default
Value
000h
0h
RST/
PWR
Core
Core
Description
Memory Address Limit (MLIMIT): Corresponds to A[31:20] of the
upper limit of the address range passed to PCI Express.
Reserved
Datasheet
241