English
Language : 

AC82G41SLGQ3 Datasheet, PDF (278/604 Pages) Intel Corporation – Intel® 4 Series Chipset Family
Integrated Graphics Registers (Device 2) (Intel® 82Q45, 82Q43, 82B43, 82G45, 82G43, 82G41
GMCH Only)
9.1.3
PCICMD2—PCI Command
B/D/F/Type:
Address Offset:
Default Value:
Access:
Size:
0/2/0/PCI
4-5h
0000h
RO, R/W
16 bits
This 16-bit register provides basic control over the IGD's ability to respond to PCI
cycles. The PCICMD Register in the IGD disables the IGD PCI compliant master
accesses to main memory.
Bit
15:11
Access
RO
10
R/W
9
RO
8
RO
7
RO
6
RO
5
RO
4
RO
3
RO
2
R/W
1
R/W
0
R/W
Default
Value
00h
0b
0b
0b
0b
0b
0b
0b
0b
0b
0b
0b
RST/PWR
Description
Core
FLR, Core
Core
Core
Core
Core
Core
Core
Core
FLR, Core
FLR, Core
FLR, Core
Reserved
Interrupt Disable (INTDIS): This bit disables the device
from asserting INTx#.
0 = Enable the assertion of this device's INTx# signal.
1 = Disable the assertion of this device's INTx# signal.
DO_INTx messages will not be sent to DMI.
Fast Back-to-Back (FB2B): Not Implemented.
Hardwired to 0.
SERR Enable (SERRE): Not Implemented. Hardwired to
0.
Address/Data Stepping Enable (ADSTEP): Not
Implemented. Hardwired to 0.
Parity Error Enable (PERRE): Not Implemented.
Hardwired to 0. Since the IGD belongs to the category of
devices that does not corrupt programs or data in system
memory or hard drives, the IGD ignores any parity error
that it detects and continues with normal operation.
Video Palette Snooping (VPS): This bit is hardwired to
0 to disable snooping.
Memory Write and Invalidate Enable (MWIE):
Hardwired to 0. The IGD does not support memory write
and invalidate commands.
Special Cycle Enable (SCE): This bit is hardwired to 0.
The IGD ignores Special cycles.
Bus Master Enable (BME):
0 = Disable IGD bus mastering.
1 = Enable the IGD to function as a PCI compliant master.
Memory Access Enable (MAE): This bit controls the
IGD's response to memory space accesses.
0 = Disable.
1 = Enable.
I/O Access Enable (IOAE): This bit controls the IGD's
response to I/O space accesses.
0 = Disable.
1 = Enable.
278
Datasheet