English
Language : 

AC82G41SLGQ3 Datasheet, PDF (534/604 Pages) Intel Corporation – Intel® 4 Series Chipset Family
Functional Description
13.4.2
13.4.3
13.4.3.1
13.4.3.2
Video Engine
The Video Engine handles the non-3D (media/video) applications. It includes support
for VLD and MPEG2 decode in Hardware. The GMCH engine includes a number of
encompassments over the previous generation capabilities, which have been listed
above.
2D Engine
The GMCH contains BLT (Block Level Transfer) functionality and an extensive set of 2D
instructions. To take advantage of the 3D drawing engine’s functionality, some BLT
functions make use of the 3D renderer.
Chipset VGA Registers
The 2D registers are a combination of registers for the original Video Graphics Array
(VGA) and others to support graphics modes that have color depths, resolutions, and
hardware acceleration features that go beyond the original VGA standard.
Logical 128-Bit Fixed BLT and 256 Fill Engine
Use of this BLT engine accelerates the Graphical User Interface (GUI) of Microsoft
Windows* operating systems. The 128-bit GMCH BLT Engine provides hardware
acceleration of block transfers of pixel data for many common Windows operations. The
term BLT refers to a block transfer of pixel data between memory locations. The BLT
engine can be used for the following:
• Move rectangular blocks of data between memory locations
• Data Alignment
• Perform logical operations (raster ops)
The rectangular block of data does not change as it is transferred between memory
locations. The allowable memory transfers are between: cacheable system memory
and frame buffer memory, frame buffer memory and frame buffer memory, and within
system memory. Data to be transferred can consist of regions of memory, patterns, or
solid color fills. A pattern will always be 8x8 pixels wide and may be 8, 16, or 32 bits
per pixel.
The BLT engine has the ability to expand monochrome data into a color depth of 8, 16,
or 32 bits. BLTs can be either opaque or transparent. Opaque transfers move the data
specified to the destination. Transparent transfers compare destination color to source
color and write according to the mode of transparency selected.
Data is horizontally and vertically aligned at the destination. If the destination for the
BLT overlaps with the source memory location, the GMCH can specify which area in
memory to begin the BLT transfer. Hardware is included for all 256 raster operations
(Source, Pattern, and Destination) defined by Microsoft, including transparent BLT.
The GMCH has instructions to invoke BLT and stretch BLT operations, permitting
software to set up instruction buffers and use batch processing. The GMCH can perform
hardware clipping during BLTs.
534
Datasheet