English
Language : 

AC82G41SLGQ3 Datasheet, PDF (189/604 Pages) Intel Corporation – Intel® 4 Series Chipset Family
Host-PCI Express* Registers (D1:F0)
6.1.20
PMLIMITU1—Prefetchable Memory Limit Address Upper
B/D/F/Type:
Address Offset:
Default Value:
Access:
Size:
0/1/0/PCI
2C-2Fh
00000000h
R/W
32 bits
The functionality associated with this register is present in the PEG design
implementation.
This register in conjunction with the corresponding Upper Limit Address register
controls the processor to PCI Express prefetchable memory access routing based on
the following formula:
PREFETCHABLE_MEMORY_BASE ≤ address ≤ PREFETCHABLE_MEMORY_LIMIT
The upper 12 bits of this register are read/write and correspond to address bits
A[31:20] of the 40- bit address. The lower 8 bits of the Upper Limit Address register
are read/write and correspond to address bits A[39:32] of the 40-bit address. This
register must be initialized by the configuration software. For the purpose of address
decode, address bits A[19:0] are assumed to be FFFFFh. Thus, the top of the defined
memory address range will be at the top of a 1 MB aligned memory block.
Note that prefetchable memory range is supported to allow segregation by the
configuration software between the memory ranges that must be defined as UC and the
ones that can be designated as a USWC (i.e., prefetchable) from the processor
perspective.
Bit
31:0
Access
R/W
Default
Value
00000000h
RST/PWR
Description
Core
Prefetchable Memory Address Limit (MLIMITU): This
field corresponds to A[63:32] of the upper limit of the
prefetchable Memory range that will be passed to PCI
Express.
6.1.21
CAPPTR1—Capabilities Pointer
B/D/F/Type:
Address Offset:
Default Value:
Access:
Size:
0/1/0/PCI
34h
88h
RO
8 bits
The capabilities pointer provides the address offset to the location of the first entry in
this device's linked list of capabilities.
Bit
Access
Default
Value
RST/PWR
Description
7:0
RO
First Capability (CAPPTR1): The first capability in the
88h
Core
list is the Subsystem ID and Subsystem Vendor ID
Capability.
Datasheet
189