SH7706 Datasheet, PDF(86/749 Page) Renesas Technology Corp – Renesas 32-Bit RISC Microcomputer SuperH™ RISC engine Family/SH7700 Series

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

SH7706 Datasheet, PDF (86/749 Pages) Renesas Technology Corp – Renesas 32-Bit RISC Microcomputer SuperH™ RISC engine Family/SH7700 Series

◁

Section 2 CPU

Instruction

Operation

Code

Privileged

Mode

Cycles T Bit

SUB Rm,Rn

RnâRm â Rn

0011nnnnmmmm1000 â

1

â

SUBC Rm,Rn

RnâRmâT â Rn,

Borrow â T

0011nnnnmmmm1010 â

1

Borrow

SUBV

Note:

Rm,Rn

RnâRm â Rn,

Underflow â T

0011nnnnmmmm1011 â

1

Underflow

* The normal number of execution cycles is shown. The value in parentheses is the

number of cycles required in case of contention with the preceding or following

instruction.

Rev. 5.00 May 29, 2006 page 38 of 698

REJ09B0146-0500

▷