English
Language : 

SH7706 Datasheet, PDF (736/749 Pages) Renesas Technology Corp – Renesas 32-Bit RISC Microcomputer SuperH™ RISC engine Family/SH7700 Series
Appendix
Table B.9 Pin States (PCMCIA/Little Endian)
Pin
CS6 to CS2, CS0
RD
RD/WR
BS
RASU/PTD[1]
RASL/PTD[0]
CASL/PTD[2]
CASU/PTD[3]
WE0/DQMLL
WE1/WE/DQMLU
WE2/ICIORD/
DQMUL/PTC[1]
WE3/ICIOWR/
DQMUU/PTC[2]
CE2A/PTD[6]
CE2B/PTD[7]
CKE
WAIT
IOIS16
A25 to A0
D7 to D0
D15 to D8
D31 to D16
PCMCIA Memory Interface (Area 5)
PCMCIA/IO Interface (Area 5)
8-Bit Bus
Width
16-Bit Bus Width
8-Bit Bus
Width
16-Bit Bus Width
Byte/
Word/
Longword
Access
Byte
Access
(Address
2n)
Byte
Access
(Address
2n + 1)
Byte/
Word/
Word/
Longword
Longword
Access
Access
Byte
Access
(Address
2n)
Byte
Word/
Access
Longword
(Address
Access
2n + 1)
Enabled Enabled High
Enabled Enabled Enabled High
Enabled
R Low
Low
Low
Low
High
High
High
High
W High
High
High
High
High
High
High
High
R High
High
High
High
High
High
High
High
W Low
Low
Low
Low
Low
Low
Low
Low
Enabled Enabled Enabled Enabled Enabled Enabled Enabled Enabled
High
High
High
High
High
High
High
High
High
High
High
High
High
High
High
High
High
High
High
High
High
High
High
High
High
High
High
High
High
High
High
High
R High
High
High
High
High
High
High
High
W High
High
High
High
High
High
High
High
R High
High
High
High
High
High
High
High
W Low
Low
Low
Low
High
High
High
High
R High
High
High
High
Low
Low
Low
Low
W High
High
High
High
High
High
High
High
R High
High
High
High
High
High
High
High
W High
High
High
High
Low
Low
Low
Low
High
High
Low
Low
High
High
Low
Low
High
High
High
High
High
High
High
High
Disabled Disabled Disabled Disabled Disabled Disabled Disabled Disabled
Enabled*1 Enabled*1 Enabled*1 Enabled*1 Enabled*1 Enabled*1 Enabled*1 Enabled*1
Disabled Disabled Disabled Disabled Disabled Disabled Enabled Enabled
Address Address Address Address Address Address Address Address
Valid data Valid data Invalid data Valid data Valid data Valid data Invalid
data
Valid data
Hi-Z*2
Invalid data Valid data Valid data Hi-Z*2
Invalid data Valid data Valid data
Hi-Z*2
Hi-Z*2
Hi-Z*2
Hi-Z*2
Hi-Z*2
Hi-Z*2
Hi-Z*2
Hi-Z*2
Rev. 5.00 May 29, 2006 page 688 of 698
REJ09B0146-0500