|
SH7080_09 Datasheet, PDF (135/1622 Pages) Renesas Technology Corp – Renesas 32-Bit RISC Microcomputer SuperH RISC engine Family | |||
|
◁ |
Section 4 Clock Pulse Generator (CPG)
PLL
Multipli-
FRQCR Division Ratio
Setting
cation
Ratio IÏ BÏ PÏ MIÏ MPÏ IÏ
Ã8
1/1 1/2 1/4 1/2 1/2 8
1/1 1/2 1/4 1/1 1/4 8
1/1 1/2 1/4 1/1 1/2 8
1/1 1/2 1/2 1/2 1/2 8
1/1 1/2 1/2 1/1 1/2 8
1/1 1/1 1/4 1/4 1/4 8
1/1 1/1 1/4 1/2 1/4 8
1/1 1/1 1/4 1/2 1/2 8
1/1 1/1 1/4 1/1 1/4 8
1/1 1/1 1/4 1/1 1/2 8
1/1 1/1 1/4 1/1 1/1 8
1/1 1/1 1/3 1/3 1/3 8
1/1 1/1 1/3 1/1 1/3 8
1/1 1/1 1/3 1/1 1/1 8
1/1 1/1 1/2 1/2 1/2 8
1/1 1/1 1/2 1/1 1/2 8
1/1 1/1 1/2 1/1 1/1 8
1/1 1/1 1/1 1/1 1/1 8
Clock Ratio
Clock Frequency (MHz)*
Input
BÏ PÏ MIÏ MPÏ Clock IÏ
BÏ PÏ MIÏ MPÏ
4 2 4 4 10
80 40 20 40 40
4282
80 40 20 80 20
4284
80 40 20 80 40
4444
80 40 40 40 40
4484
80 40 40 80 40
82225
40 40 10 10 10
8242
40 40 10 20 10
8244
40 40 10 20 20
8282
40 40 10 40 10
8284
40 40 10 40 20
8288
40 40 10 40 40
8 8/3 8/3 8/3
40 40 13 13 13
8 8/3 8 8/3
40 40 13 40 13
8 8/3 8 8
40 40 13 40 40
8444
40 40 20 20 20
8484
40 40 20 40 20
8488
40 40 20 40 40
8888
40 40 40 40 40
Rev. 4.00 Dec. 15, 2009 Page 75 of 1558
REJ09B0181-0400
|
▷ |