English
Language : 

SH7080_09 Datasheet, PDF (1101/1622 Pages) Renesas Technology Corp – Renesas 32-Bit RISC Microcomputer SuperH RISC engine Family
Section 21 Pin Function Controller (PFC)
21.1.2 Port A Control Registers L1 to L4, H1 to H4 (PACRL1 to PACRL4, PACRH1 to
PACRH4)
PACRL1 to PACRL4 and PACRH1 to PACRH4 are 16-bit readable/writable registers that are
used to select the functions of the multiplexed pins on port A.
SH7083:
• Port A Control Registers H4 to H1 (PACRH4 to PACRH1)
Bit: 15 14 13 12 11 10 9
8
7
6
5
4
3
2
1
0
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
Initial value: 0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
R/W: R
R
R
R
R
R
R
R
R
R
R
R
R
R
R
R
Initial
Bit
Bit Name Value R/W Description
15 to 0 ⎯
All 0
R
Reserved
These bits are always read as 0. The write value
should always be 0.
• Port A Control Register L4 (PACRL4)
Bit: 15 14 13 12 11 10 9
8
7
6
5
4
3
2
1
0
-
PA15 PA15 PA15
MD2 MD1 MD0
-
PA14 PA14 PA14
MD2 MD1 MD0
-
PA13 PA13 PA13
MD2 MD1 MD0
-
PA12 PA12 PA12
MD2 MD1 MD0
Initial value: 0
0
0 0*1 0
0
0 0*2 0
0
0 0*2 0
0
0
0*2
R/W: R R/W R/W R/W R R/W R/W R/W R R/W R/W R/W R R/W R/W R/W
Notes: 1. The initial value is 1 in the on-chip ROM enabled/disabled external-extension mode.
2. The initial value is 1 in the on-chip ROM disabled external-extension mode.
Initial
Bit
Bit Name Value R/W Description
15
⎯
0
R
Reserved
This bit is always read as 0. The write value should
always be 0.
14
PA15MD2 0
R/W PA15 Mode
13
PA15MD1 0
R/W Select the function of the PA15/CK pin.
12
PA15MD0 0*1
R/W 000: PA15 I/O (port)
001: CK output (CPG)*3
Other than above: Setting prohibited
Rev. 4.00 Dec. 15, 2009 Page 1041 of 1558
REJ09B0181-0400