 English |
|
|
|
|
|
|
|
| SH7785 Datasheet, PDF (1612/1692 Pages) Renesas Technology Corp – 32-Bit RISC Microcomputer | |||
| |||
| ◁ |
32. Electrical Characteristics
CLKOUT
A25 to A5
A4 to A0
CSn
RD/WR
T1
Tw Twe TB2 TB1 Twb Twbe TB2 TB1 Twb Twbe TB2 TB1 Twb Twbe T2
tAD
tAD
tCSD
tRWD
tAD
tCSD
tRWD
RD
D31 to D0
(Read)
BS
tRSD
tRSD
tBSD
tBSD
tRDS
tRDH
RDY
DACKn
(SA: IO â memory)
tRDYS
tRDYH
tDACD
tRDYS
tDACD
tRDYH
tDACD
DACKn
(DA)
tDACD
Legend:
IO: DACK device
SA: Single-address DMA transfer
DA: Dual-address DMA transfer
Note: DACK is configured as active-high.
tBSD
tBSD
tRSD
tRDS
tRDH
tRDYS
tRDYH
tRDYS
tRDYH
tDACD
Figure 32.16 Burst ROM Bus Cycle (One Internal Wait Cycle + One External Wait Cycle)
Rev.1.00 Jan. 10, 2008 Page 1582 of 1658
REJ09B0261-0100
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese