English
Language : 

SH7785 Datasheet, PDF (1085/1692 Pages) Renesas Technology Corp – 32-Bit RISC Microcomputer
21. Serial Communication Interface with FIFO (SCIF)
21.3.7 Serial Status Register n (SCFSR)
SCFSR is a 16-bit register that consists of status flags that indicate the operating status of the
SCIF.
SCFSR can be always read from or written to by the CPU. However, 1 cannot be written to the
ER, TEND, TDFE, BRK, RDF, and DR flags. Also note that in order to clear these flags they
must be read as 1 beforehand. The FER flag and PER flag are read-only flags and cannot be
modified.
BIt: 15 14 13 12 11 10 9
8
7
6
5
4
3
2
1
0
⎯ ⎯ ⎯ ⎯ ⎯ ⎯ ⎯ ⎯ ER TEND TDFE BRK FER PER RDF DR
Initial value: 0
0
0
0
0
0
0
0
0
1
1
0
0
0
0
0
R/W: R R R R R R R R R/W* R/W* R/W* R/W* R R R/W* R/W*
Note: * Only 0 can be written to clear the flag.
Bit
15 to 8
Bit Name
—
Initial
Value
All 0
R/W Description
R
Reserved
These bits are always read as 0. The write value
should always be 0.
Rev.1.00 Jan. 10, 2008 Page 1055 of 1658
REJ09B0261-0100