307013-003 Datasheet, PDF (516/848 Pages) Intel Corporation – Intel I/O Controller Hub 7

SATA Controller Registers (D31:F2) (Desktop and Mobile Only)
12.1.40 ATC—APM Trapping Control Register (SATA–D31:F2)
Address Offset: C0h
Default Value: 00h
.
Attribute:
Size:
R/W
8 bits
Bit
Description
7:4 Reserved
Secondary Slave Trap (SST) — R/W. Enables trapping and SMI# assertion on legacy
3 I/O accesses to 170h–177h and 376h. The active device on the secondary interface
must be device 1 for the trap and/or SMI# to occur.
Secondary Master Trap (SMT) — R/W. Enables trapping and SMI# assertion on
2 legacy I/O accesses to 170h–177h and 376h. The active device on the secondary
interface must be device 0 for the trap and/or SMI# to occur.
Primary Slave Trap (PST) — R/W. Enables trapping and SMI# assertion on legacy I/
1 O accesses to 1F0h–1F7h and 3F6h. The active device on the primary interface must be
device 1 for the trap and/or SMI# to occur.
Primary Master Trap (PMT) — R/W. Enables trapping and SMI# assertion on legacy
0 I/O accesses to 1F0h–1F7h and 3F6h. The active device on the primary interface must
be device 0 for the trap and/or SMI# to occur.
12.1.41 ATS—APM Trapping Status Register (SATA–D31:F2)
Address Offset: C4h
Default Value: 00h
.
Attribute:
Size:
R/WC
8 bits
Bit
Description
7:4 Reserved
3
Secondary Slave Trap (SST) — R/WC. Indicates that a trap occurred to the
secondary slave device.
2
Secondary Master Trap (SPT) — R/WC. Indicates that a trap occurred to the
secondary master device.
1
Primary Slave Trap (PST) — R/WC. Indicates that a trap occurred to the primary
slave device.
0
Primary Master Trap (PMT) — R/WC. Indicates that a trap occurred to the primary
master device.
12.1.42 SP — Scratch Pad Register (SATA–D31:F2)
Address Offset: D0h
Default Value: 00000000h
.
Attribute:
Size:
R/W
32 bits
Bit
Description
31:0
Data (DT) — R/W. This is a read/write register that is available for software to use. No
hardware action is taken on this register.
516
Intel ^® ICH7 Family Datasheet