307013-003 Datasheet, PDF (501/848 Pages) Intel Corporation – Intel I/O Controller Hub 7

SATA Controller Registers (D31:F2) (Desktop and Mobile Only)
Bit
Description
Drive 0 IORDY Sample Point Enable (IE0) — R/W.
1 0 = Disable IORDY sampling is disabled for this drive.
1 = Enable IORDY sampling for this drive.
Drive 0 Fast Timing Bank (TIME0) — R/W.
0
0 = Accesses to the data port will use compatible timings for this drive.
1 = Accesses to the data port will use bits 13:12 for the IORDY sample point, and bits
9:8 for the recovery time
12.1.22 IDE_TIMS — Slave IDE Timing Register (SATA–D31:F2)
Address Offset: 44h
Default Value: 00h
Attribute:
Size:
R/W
8 bits
Note:
This register is R/W to maintain software compatibility and enable parallel ATA
functionality when the PCI functions are combined. These bits have no effect on SATA
operation unless otherwise noted.
Bit
Description
Secondary Drive 1 IORDY Sample Point (SISP1) — R/W. This field determines the
number of PCI clocks between IDE IOR#/IOW# assertion and the first IORDY sample
point, if the access is to drive 1 data port and bit 14 of the IDE timing register for
secondary is set.
7:6 _{00 = 5 clocks}
01 = 4 clocks
10 = 3 clocks
11 = Reserved
Secondary Drive 1 Recovery Time (SRCT1) — R/W. This field determines the
minimum number of PCI clocks between the last IORDY sample point and the IOR#/
IOW# strobe of the next cycle, if the access is to drive 1 data port and bit 14 of the IDE
timing register for secondary is set.
5:4 _{00 = 4 clocks}
01 = 3 clocks
10 = 2 clocks
11 = 1 clocks
Primary Drive 1 IORDY Sample Point (PISP1) — R/W. This field determines the
number of PCI clocks between IOR#/IOW# assertion and the first IORDY sample point,
if the access is to drive 1 data port and bit 14 of the IDE timing register for primary is
set.
3:2 _{00 = 5 clocks}
01 = 4 clocks
10 = 3 clocks
11 = Reserved
Primary Drive 1 Recovery Time (PRCT1) — R/W. This field determines the
minimum number of PCI clocks between the last IORDY sample point and the IOR#/
IOW# strobe of the next cycle, if the access is to drive 1 data port and bit 14 of the IDE
timing register for primary is set.
1:0 _{00 = 4 clocks}
01 = 3 clocks
10 = 2 clocks
11 = 1 clocks
Intel ^® ICH7 Family Datasheet
501