English
Language : 

307013-003 Datasheet, PDF (320/848 Pages) Intel Corporation – Intel I/O Controller Hub 7
LAN Controller Registers (B1:D8:F0) (Desktop and Mobile Only)
Bit
31:4
3:0
Description
Pointer Field (PORT_PTR) — R/W (special). A 16-byte aligned address must be
written to this field when issuing a Self-Test command to the PORT interface.The results
of the Self Test will be written to the address specified by this field.
PORT Function Selection (PORT_FUNC) — R/W (special). Valid values are listed
below. All other values are reserved.
0000 = PORT Software Reset: Completely resets the LAN controller (all CSR and PCI
registers). This command should not be used when the device is active. If a
PORT Software Reset is desired, software should do a Selective Reset
(described below), wait for the PORT register to be cleared (completion of the
Selective Reset), and then issue the PORT Software Reset command. Software
should wait approximately 10 μs after issuing this command before attempting
to access the LAN controller’s registers again.
0001 = Self Test: The Self-Test begins by issuing an internal Selective Reset followed
by a general internal self-test of the LAN controller. The results of the self-test
are written to memory at the address specified in the Pointer field of this
register. The format of the self-test result is shown in Table 8-5. After
completing the self-test and writing the results to memory, the LAN controller
will execute a full internal reset and will re-initialize to the default configuration.
Self-Test does not generate an interrupt of similar indicator to the host
processor upon completion.
0010 = Selective Reset: Sets the CU and RU to the Idle state, but otherwise
maintains the current configuration parameters (RU and CU Base, HDSSize,
Error Counters, Configure information and Individual/Multicast Addresses are
preserved). Software should wait approximately 10 μs after issuing this
command before attempting to access the LAN controller’s registers again.
Table 8-5.
Self-Test Results Format
Bit
Description
31:13 Reserved
General Self-Test Result (SELF_TST) — R/W (special).
12 0 = Pass
1 = Fail
11:6 Reserved
Diagnose Result (DIAG_RSLT) — R/W (special). This bit provides the result of an
internal diagnostic test of the Serial Subsystem.
5
0 = Pass
1 = Fail
4 Reserved
Register Result (REG_RSLT) — R/W (special). This bit provides the result of a test of
the internal Parallel Subsystem registers.
3
0 = Pass
1 = Fail
ROM Content Result (ROM_RSLT) — R/W (special). This bit provides the result of a
test of the internal microcode ROM.
2
0 = Pass
1 = Fail
1:0 Reserved
320
Intel ® ICH7 Family Datasheet