307013-003 Datasheet, PDF (476/848 Pages) Intel Corporation – Intel I/O Controller Hub 7

UHCI Controllers Registers
11.1.17 USB_LEGKEY—USB Legacy Keyboard/Mouse Control
Register (USB—D29:F0/F1/F2/F3)
Address Offset:
Default Value:
C0h–C1h
2000h
Attribute:
Size:
R/W, R/WC, RO
16 bits
This register is implemented separately in each of the USB UHCI functions. However,
the enable and status bits for the trapping logic are OR’d and shared, respectively,
since their functionality is not specific to any one host controller.
Bit
Description
SMI Caused by End of Pass-Through (SMIBYENDPS) — R/WC. This bit indicates if
the event occurred. Note that even if the corresponding enable bit is not set in bit 7,
then this bit will still be active. It is up to the SMM code to use the enable bit to
15 _{determine the exact cause of the SMI#.}
0 = Software clears this bit by writing a 1 to the bit location in any of the controllers.
1 = Event Occurred
14 Reserved
PCI Interrupt Enable (USBPIRQEN) — R/W. This bit is used to prevent the USB
controller from generating an interrupt due to transactions on its ports. Note that, when
disabled, it will probably be configured to generate an SMI using bit 4 of this register.
13 _{Default to 1 for compatibility with older USB software.}
0 = Disable
1 = Enable
SMI Caused by USB Interrupt (SMIBYUSB) — RO. This bit indicates if an interrupt
event occurred from this controller. The interrupt from the controller is taken before the
enable in bit 13 has any effect to create this read-only bit. Note that even if the
corresponding enable bit is not set in Bit 4, this bit may still be active. It is up to the
12 _{SMM code to use the enable bit to determine the exact cause of the SMI#.}
0 = Software should clear the interrupts via the USB controllers. Writing a 1 to this bit
will have no effect.
1 = Event Occurred.
SMI Caused by Port 64 Write (TRAPBY64W) — R/WC. This bit indicates if the event
occurred. Note that even if the corresponding enable bit is not set in bit 3, this bit will
still be active. It is up to the SMM code to use the enable bit to determine the exact
11 cause of the SMI#. Note that the A20Gate Pass-Through Logic allows specific port 64h
writes to complete without setting this bit.
0 = Software clears this bit by writing a 1 to the bit location in any of the controllers.
1 = Event Occurred.
SMI Caused by Port 64 Read (TRAPBY64R) — R/WC. This bit indicates if the event
occurred. Note that even if the corresponding enable bit is not set in bit 2, this bit will
still be active. It is up to the SMM code to use the enable bit to determine the exact
10 _{cause of the SMI#.}
0 = Software clears this bit by writing a 1 to the bit location in any of the controllers.
1 = Event Occurred.
SMI Caused by Port 60 Write (TRAPBY60W) — R/WC. This bit indicates if the event
occurred. Note that even if the corresponding enable bit is not set in bit 1, this bit will
still be active. It is up to the SMM code to use the enable bit to determine the exact
9 cause of the SMI#. Note that the A20Gate Pass-Through Logic allows specific port 64h
writes to complete without setting this bit.
0 = Software clears this bit by writing a 1 to the bit location in any of the controllers.
1 = Event Occurred.
476
Intel ^® ICH7 Family Datasheet