English
Language : 

SH7055S Datasheet, PDF (95/1002 Pages) Renesas Technology Corp – Renesas 32-Bit RISC Microcomputer SuperH RISC engine Family/SH7000 Series
Table 2.19 FPU-Related CPU Instructions
Instruction
LDS Rm,FPSCR
LDS Rm,FPUL
LDS.L @Rm+, FPSCR
LDS.L @Rm+, FPUL
STS FPSCR, Rn
STS FPUL,Rn
STS.L FPSCR,@-Rn
STS.L FPUL,@-Rn
Instruction Code
Operation
0100mmmm01101010 Rm → FPSCR
0100mmmm01011010 Rm → FPUL
0100mmmm01100110 @Rm → FPSCR, Rm+ = 4
0100mmmm01010110 @Rm → FPUL, Rm+ = 4
0000nnnn01101010 FPSCR → Rn
0000nnnn01011010 FPUL → Rn
0100nnnn01100010 Rn– = 4, FPCSR → @Rn
0100nnnn01010010 Rn– = 4, FPUL → @Rn
Execu-
tion
Cycles T Bit
1
—
1
—
1
—
1
—
1
—
1
—
1
—
1
—
2.5 Processing States
2.5.1 State Transitions
The CPU has five processing states: power-on reset, exception processing, bus release, program
execution and power-down. Figure 2.8 shows the transitions between the states.
Rev.2.0, 07/03, page 57 of 960