English
Language : 

SH7055S Datasheet, PDF (16/1002 Pages) Renesas Technology Corp – Renesas 32-Bit RISC Microcomputer SuperH RISC engine Family/SH7000 Series
Item
26.2 DC Characteristics
Table 26.4 DC Characteristics
[Operating precautions]
Page Revisions (See Manual for Details)
874 to Table amended
876 Conditions: VCC = PLLVCC = 3.3 V ±0.3 V, PVCC1 = 5.0 V
±0.5 V/3.3 V ±0.3 V, PVCC2 = 5.0 V ±0.5 V,
AVCC = 5.0 V ±0.5 V, AVref = 4.5 V to AVCC, VSS
=
PLLV
SS
=
AV
SS
=
0
V,
T
a
=
–40°C
to
125°C.
When PVCC1 = 3.3 V ±0.3 V, VCC = PVCC1.
When writing or erasing on-chip flash
memory,
Ta = –40°C to 85°C.
Input high-
, NMI, FWE,
VIH
level voltage MD2–0,
(except
Schmitt
trigger input
voltage)
VCC
—
5.8
V
– 0.5
2.7 V VCC
3.6V
Input low-
, NMI, FWE,
V
IL
level voltage MD2–0,
,
(except
,
,
Schmitt
AUDMD
trigger input PG0, PL11
voltage)
Other input pins
–0.3 — 0.5
V
2.7
V
≤
V
CC
≤
3.6V
–0.3 —
–0.3 —
PV 2
CC
×
V
0.3
0.8 V
Input leak
current
, NMI, FWE,
MD2–0,
,
| lin |
—
EXTAL (Standby)
—
TMS,
, TDI,
—
TCK (Standby)
AUDMD, AUDCK,
—
,
AUDATA3–0
(Standby)
(Standby)
—
A/D port
—
—
3.0*1 µA Vin = 0.5 V to
6.0*2
5.8 V
—
3.0*1 µA Vin = 0.5 V to
6.0*2
VCC – 0.5 V
—
3.0*1 µA Vin = 0.5 V to
6.0*2
V – 0.5 V
CC
—
3.0*1 µA Vin = 0.5 V to
6.0*2
PV 2 – 0.5 V
CC
—
3.0*1 µA Vin = 0.5 to AV
6.0 2
PVCC2 – 0.5 V
—
0.2 1 µA
Vin = 0 to AV
CC
0.4 2
Input leak D15–D0,
,
current
| lin |
—
—
3.0*1 µA Vin = 0.5 V to
6.0*2
PV 1 – 0.5 V
CC
PV 1 = 3.3 V
CC
± 0.3 V
PE15–PE0, PF15–
PF0, PH15–PH0
(When in MCU
expansion mode)
—
—
3.0*1 µA Vin = 0.5 V to
6.0*2
PVCC1 – 0.5 V
PV 1 = 3.3 V
CC
± 0.3 V
Other input pins
—
—
3.0*1 µA Vin = 0.5 V to
6.0*2
PV 2 – 0.5 V
CC
Input pull-up TMS,
, TDI, TCK –Ipu
—
— 350 µA Vin = 0 V
MOS current (pull-up characteristic)
AUDMD, AUDCK,
,
AUDATA3-0 (pull-up
characteristic)
—
— 800 µA Vin = 0 V
Input pull-
(pull-down Ipd
down MOS characteristic)
current
—
—
500
µA Vin = PVCC2
Three-state A21–A0, D15–D0, l Its l
—
—
3.0*1 µA Vin = 0.5 to
leak current
(while OFF)
–,
,
,,
(When in MCU
6.0*2
PVCC1 – 0.5 V
PVCC1 = 3.3 V
± 0.3 V
expansion mode)
Rev.2.0, 07/03, page xvi of xxxviii