English
Language : 

SH7055S Datasheet, PDF (784/1002 Pages) Renesas Technology Corp – Renesas 32-Bit RISC Microcomputer SuperH RISC engine Family/SH7000 Series
22.4 Register Configuration
22.4.1 Registers
The registers/parameters which control flash memory when the on-chip flash memory is valid are
shown in table 22.4.
There are several operating modes for accessing flash memory, for example, read mode/program
mode.
There are two memory MATs: user MAT and user boot MAT. The dedicated registers/parameters
are allocated for each operating mode and MAT selection. The correspondence of operating modes
and registers/parameters for use is shown in table 22.5.
Table 22.4 (1) Register Configuration
Name
Abbreviation R/W
Initial
Value
Address
Access
Size
Flash code control status
register
FCCS
R, W*1 H'00*2 H'FFFFE800
8
H'80*2
Flash program code select FPCS
register
R/W
H'00
H'FFFFE801
8
Flash erase code select
register
FECS
R/W
H'00
H'FFFFE802
8
Flash key code register
FKEY
R/W
H'00
H'FFFFE804
8
Flash MAT select register FMATS
R/W
H'00*3 H'FFFFE805
8
H'AA*3
Flash transfer destination FTDAR
address register
R/W
H'00
H'FFFFE806
8
RAM emulation register
RAMER
R/W
H'0000 H'FFFFEC26
8, 16
Notes: All registers except for RAMER can be accessed only in bytes, and the access requires
three cycles.
RAMER can be accessed in bytes or words, and the access requires three cycles.
*1 The bits except the SCO bit are read-only bits. The SCO bit is a programming-only bit.
(The value which can be read is always 0.)
*2 The initial value is H'00 when the FWE pin goes low.
The initial value is H'80 when the FWE pin goes high.
*3 The initial value at initiation in user mode or user program mode is H'00.
The initial value at initiation in user boot mode is H'AA.
Rev.2.0, 07/03, page 746 of 960