SH7055S Datasheet, PDF (637/1002 Pages) Renesas Technology Corp – Renesas 32-Bit RISC Microcomputer SuperH RISC engine Family/SH7000 Series

• Bit 4—A/D Continuous Scan (ADCS): Selects either single-cycle scan or continuous scan in
scan mode. This bit is valid only when scan mode is selected. See section 17.4.2, Scan Mode,
for details.
Bit 4:
ADCS
0
1
Description
Single-cycle scan
Continuous scan
(Initial value)
• Bits 3 to 0—Reserved: These bits are always read as 1. The write value should always be 1.
17.2.4 A/D Control/Status Register 2 (ADCSR2)
A/D control/status register 2 (ADCSR2) is an 8-bit readable/writable register whose functions
include selection of the A/D conversion mode for A/D2.
ADCSR2 is initialized to H'08 by a power-on reset, and in hardware standby mode and software
standby mode.
Bit: 7
6
5
4
3
ADF ADIE ADM1 ADM0 —
Initial value: 0
0
0
0
1
R/W: R/(W)* R/W R/W R/W
R
Note: * Only 0 can be written to clear the flag.
2
CH2
0
R/W
1
CH1
0
R/W
0
CH0
0
R/W
• Bit 7—A/D End Flag (ADF): Indicates the end of A/D conversion.
Bit 7:
ADF
0
1
Description
Indicates that A/D2 is performing A/D conversion, or is in the idle state (Initial value)
[Clearing conditions]
• When ADF is read while set to 1, then 0 is written to ADF
• When the DMAC is activated by ADI2
Indicates that A/D2 has finished A/D conversion, and the digital value has been
transferred to ADDR
[Setting conditions]
• Single mode: When A/D conversion ends
• Scan mode: When all set A/D conversions end
The operation of the A/D converter after ADF is set to 1 differs between single mode and scan
mode.
Rev.2.0, 07/03, page 599 of 960