|
MC9S12XD256MAL Datasheet, PDF (760/1348 Pages) Freescale Semiconductor, Inc – Freescale’s Scalable Controller Area Network | |||
|
◁ |
Chapter 20 S12X Debug (S12XDBGV3) Module
20.3.2.7.4 Debug Match Flag Register (DBGMFR)
Address: 0x0027
7
R
0
W
Reset
0
6
5
4
3
2
0
0
0
MC3
MC2
0
0
0
0
0
= Unimplemented or Reserved
Figure 20-12. Debug Match Flag Register (DBGMFR)
1
MC1
0
0
MC0
0
Read: Anytime
Write: Never
DBGMFR is visible at 0x0027 only with COMRV[1:0] = 11. It features four ï¬ag bits each mapped directly
to a channel. Should a match occur on the channel during the debug session, then the corresponding ï¬ag
is set and remains set until the next time the module is armed by writing to the ARM bit. Thus the contents
are retained after a debug session for evaluation purposes. These ï¬ags cannot be cleared by software, they
are cleared only when arming the module. A set ï¬ag does not inhibit the setting of other ï¬ags. Once a ï¬ag
is set, further triggers on the same channel have no affect.
20.3.2.8 Comparator Register Descriptions
Each comparator has a bank of registers that are visible through an 8-byte window in the S12XDBG
module register address map. Comparators A and C consist of 8 register bytes (3 address bus compare
registers, two data bus compare registers, two data bus mask registers and a control register).
Comparators B and D consist of four register bytes (three address bus compare registers and a control
register).
Each set of comparator registers is accessible in the same 8-byte window of the register address map and
can be accessed using the COMRV bits in the DBGC1 register. If the Comparators B or D are accessed
through the 8-byte window, then only the address and control bytes are visible, the 4 bytes associated with
data bus and data bus masking read as zero and cannot be written. Furthermore the control registers for
comparators B and D differ from those of comparators A and C.
0x0028
0x0029
0x002A
0x002B
0x002C
0x002D
0x002E
0x002F
Table 20-26. Comparator Register Layout
CONTROL
ADDRESS HIGH
ADDRESS MEDIUM
ADDRESS LOW
DATA HIGH COMPARATOR
DATA LOW COMPARATOR
DATA HIGH MASK
DATA LOW MASK
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
â
â
â
â
Comparator A and C only
Comparator A and C only
Comparator A and C only
Comparator A and C only
MC9S12XDP512 Data Sheet, Rev. 2.21
762
Freescale Semiconductor
|
▷ |