MC9S12XD256MAL Datasheet, PDF(567/1348 Page) Freescale Semiconductor, Inc – Freescale’s Scalable Controller Area Network

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

MC9S12XD256MAL Datasheet, PDF (567/1348 Pages) Freescale Semiconductor, Inc – Freescale’s Scalable Controller Area Network

◁

Chapter 14 Voltage Regulator (S12VREG3V3V5)

Table 14-10. Interrupt Vectors

Interrupt Source

Autonomous periodical interrupt (API)

Local Enable

APIE = 1

14.4.10.1 Low-Voltage Interrupt (LVI)

In FPM, VREG_3V3 monitors the input voltage VDDA. Whenever VDDA drops below level VLVIA, the

status bit LVDS is set to 1. On the other hand, LVDS is reset to 0 when VDDA rises above level VLVID. An

interrupt, indicated by ï¬ag LVIF = 1, is triggered by any change of the status bit LVDS if interrupt enable

bit LVIE = 1.

NOTE

On entering the Reduced Power Mode, the LVIF is not cleared by the

VREG_3V3.

14.4.10.2 Autonomous Periodical Interrupt (API)

As soon as the conï¬gured timeout period of the API has elapsed, the APIF bit is set. An interrupt, indicated

by ï¬ag APIF = 1, is triggered if interrupt enable bit APIE = 1.

MC9S12XDP512 Data Sheet, Rev. 2.21

Freescale Semiconductor

567

▷