English
Language : 

MC9S12XD256MAL Datasheet, PDF (165/1348 Pages) Freescale Semiconductor, Inc – Freescale’s Scalable Controller Area Network
Chapter 5 Analog-to-Digital Converter (S12ATD10B8CV2)
Register
Name
ATDDR1H
ATDDR1L
ATDDR2H
ATDDR2L
ATDDR3H
ATDDR3L
ATDDR4H
ATDDR4L
ATDD45H
ATDD45L
ATDD46H
ATDDR6L
Bit 7
6
5
4
3
2
10-BIT
0
0
0
0
0
0
8-BIT
0
0
0
0
0
0
W
10-BIT BIT 7
8-BIT BIT 7 MSB
W
BIT 6
BIT 6
BIT 5
BIT 5
BIT 4
BIT 4
BIT 3
BIT 3
BIT 2
BIT 2
10-BIT
0
0
0
0
0
0
8-BIT
0
0
0
0
0
0
W
10-BIT BIT 7
8-BIT BIT 7 MSB
W
BIT 6
BIT 6
BIT 5
BIT 5
BIT 4
BIT 4
BIT 3
BIT 3
BIT 2
BIT 2
10-BIT
0
0
0
0
0
0
8-BIT
0
0
0
0
0
0
W
10-BIT BIT 7
8-BIT BIT 7 MSB
W
BIT 6
BIT 6
BIT 5
BIT 5
BIT 4
BIT 4
BIT 3
BIT 3
BIT 2
BIT 2
10-BIT
0
0
0
0
0
0
8-BIT
0
0
0
0
0
0
W
10-BIT BIT 7
8-BIT BIT 7 MSB
W
BIT 6
BIT 6
BIT 5
BIT 5
BIT 4
BIT 4
BIT 3
BIT 3
BIT 2
BIT 2
10-BIT
0
0
0
0
0
0
8-BIT
0
0
0
0
0
0
W
10-BIT BIT 7
8-BIT BIT 7 MSB
W
BIT 6
BIT 6
BIT 5
BIT 5
BIT 4
BIT 4
BIT 3
BIT 3
BIT 2
BIT 2
10-BIT
0
0
0
0
0
0
8-BIT
0
0
0
0
0
0
W
10-BIT BIT 7
8-BIT BIT 7 MSB
W
BIT 6
BIT 6
BIT 5
BIT 5
BIT 4
BIT 4
BIT 3
BIT 3
BIT 2
BIT 2
= Unimplemented or Reserved
Figure 5-2. ATD Register Summary (Sheet 4 of 5)
1
BIT 9 MSB
0
BIT 1
BIT 1
BIT 9 MSB
0
BIT 1
BIT 1
BIT 9 MSB
0
BIT 1
BIT 1
BIT 9 MSB
0
BIT 1
BIT 1
BIT 9 MSB
0
BIT 1
BIT 1
BIT 9 MSB
0
BIT 1
BIT 1
Bit 0
BIT 8
0
BIT 0
BIT 0
BIT 8
0
BIT 0
BIT 0
BIT 8
0
BIT 0
BIT 0
BIT 8
0
BIT 0
BIT 0
BIT 8
0
BIT 0
BIT 0
BIT 8
0
BIT 0
BIT 0
MC9S12XDP512 Data Sheet, Rev. 2.21
Freescale Semiconductor
165