English
Language : 

MC9S12XD256MAL Datasheet, PDF (344/1348 Pages) Freescale Semiconductor, Inc – Freescale’s Scalable Controller Area Network
Chapter 7 Enhanced Capture Timer (S12ECT16B8CV2)
Table 7-32. Precision Timer Prescaler Selection Examples when PRNT = 1
PTPS7
0
0
0
0
0
1
PTPS6
0
0
0
0
1
1
PTPS5
0
0
0
1
1
1
PTPS4
0
0
1
1
1
1
PTPS3
0
1
1
1
1
1
PTPS2
1
1
1
1
1
1
PTPS1
1
1
1
1
1
1
PTPS0
1
1
1
1
1
1
Prescale
Factor
8
16
32
64
128
256
7.3.2.26 Precision Timer Modulus Counter Prescaler Select Register (PTMCPSR)
R
W
Reset
7
PTMPS7
6
PTMPS6
5
PTMPS5
4
PTMPS4
3
PTMPS3
2
PTMPS2
1
PTMPS1
0
PTMPS0
0
0
0
0
0
0
0
0
Figure 7-48. Precision Timer Modulus Counter Prescaler Select Register (PTMCPSR)
Read: Anytime
Write: Anytime
All bits reset to zero.
Table 7-33. PTMCPSR Field Descriptions
Field
Description
7:0
Precision Timer Modulus Counter Prescaler Select Bits — These eight bits specify the division rate of the
PTMPS[7:0] modulus counter prescaler. These are effective only when the PRNT bit of TSCR1 is set to 1. Table 7-34 shows
some possible division rates.
The newly selected prescaler division rate will not be effective until a load of the load register into the modulus
counter count register occurs.
Table 7-34. Precision Timer Modulus Counter Prescaler Select Examples when PRNT = 1
PTMPS7
0
0
0
0
0
0
0
PTMPS6
0
0
0
0
0
0
0
PTMPS5
0
0
0
0
0
0
0
PTMPS4
0
0
0
0
0
0
0
PTMPS3
0
0
0
0
0
0
0
PTMPS2
0
0
0
0
1
1
1
PTMPS1
0
0
1
1
0
0
1
PTMPS0
0
1
0
1
0
1
0
Prescaler
Division
Rate
1
2
3
4
5
6
7
MC9S12XDP512 Data Sheet, Rev. 2.21
344
Freescale Semiconductor