MC9S12XD256MAL Datasheet, PDF (485/1348 Pages) Freescale Semiconductor, Inc – Freescale’s Scalable Controller Area Network

Chapter 11 Serial Communication Interface (S12SCIV5)
11.3.2.3 SCI Alternative Status Register 1 (SCIASR1)
7
6
5
4
R
0
0
0
RXEDGIF
W
Reset
0
0
0
0
= Unimplemented or Reserved
3
2
0
BERRV
0
0
Figure 11-6. SCI Alternative Status Register 1 (SCIASR1)
1
BERRIF
0
Read: Anytime, if AMAP = 1
Write: Anytime, if AMAP = 1
Table 11-5. SCIASR1 Field Descriptions
0
BKDIF
0
Field
Description
7
RXEDGIF
2
BERRV
1
BERRIF
0
BKDIF
Receive Input Active Edge Interrupt Flag — RXEDGIF is asserted, if an active edge (falling if RXPOL = 0,
rising if RXPOL = 1) on the RXD input occurs. RXEDGIF bit is cleared by writing a “1” to it.
0 No active receive on the receive input has occurred
1 An active edge on the receive input has occurred
Bit Error Value — BERRV reflects the state of the RXD input when the bit error detect circuitry is enabled and
a mismatch to the expected value happened. The value is only meaningful, if BERRIF = 1.
0 A low input was sampled, when a high was expected
1 A high input reassembled, when a low was expected
Bit Error Interrupt Flag — BERRIF is asserted, when the bit error detect circuitry is enabled and if the value
sampled at the RXD input does not match the transmitted value. If the BERRIE interrupt enable bit is set an
interrupt will be generated. The BERRIF bit is cleared by writing a “1” to it.
0 No mismatch detected
1 A mismatch has occurred
Break Detect Interrupt Flag — BKDIF is asserted, if the break detect circuitry is enabled and a break signal is
received. If the BKDIE interrupt enable bit is set an interrupt will be generated. The BKDIF bit is cleared by writing
a “1” to it.
0 No break signal was received
1 A break signal was received
MC9S12XDP512 Data Sheet, Rev. 2.21
Freescale Semiconductor
485