HD64F2638F20J Datasheet, PDF (777/1512 Pages) Renesas Technology Corp – Renesas 16-Bit Single-Chip Microcomputer H8S Family/H8S/2600 Series

H8S/2639, H8S/2638, H8S/2636,
H8S/2630, H8S/2635 Group
Section 19 Motor Control PWM Timer
Bits 15 to 13—Reserved: They are always read as 1 and cannot be modified.
Bit 12—Output Terminal Select (OTS): Bit 12 is the data transferred to bit 12 of PWDTR1.
Bits 11 and 10—Reserved: They are always read as 1 and cannot be modified.
Bits 9 to 0—Duty (DT): Bits 9 to 0 comprise the data transferred to bits 9 to 0 in PWDTR1.
19.2.8 PWM Duty Registers 2A to 2H (PWDTR2A to PWDTR2H)
Bit
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
— — — — — — DT9 DT8 DT7 DT6 DT5 DT4 DT3 DT2 DT1 DT0
Initial value 1 1 1 0 1 1 0 0 0 0 0 0 0 0 0 0
Read/Write — — — — — — — — — — — — — — — —
There are eight PWDTR2 registers (PWDTR2A to PWDTR2H). PWDTR2A is used for output
PWM2A, PWDTR2B for output PWM2B, PWDTR2C for output PWM2C, PWDTR2D for output
PWM2D, PWDTR2E for output PWM2E, PWDTR2F for output PWM2F, PWDTR2G for output
PWM2G, and PWDTR2H for output PWM2H.
PWDTR2 cannot be read or written to directly. When a PWCYR2 compare match occurs, data is
transferred from buffer register 2 (PWBFR2) to PWDTR2.
PWDTR2 is initialized to H'EC00 when the counter start bit (CST) in PWCR2 is cleared to 0, and
also upon reset and in standby mode, watch mode*, subactive mode*, subsleep mode*, and
module stop mode.
Note: * Subclock functions (subactive mode, subsleep mode, and watch mode) are available in the
U-mask and W-mask versions, and H8S/2635 Group only.
These functions cannot be used with the other versions.
Bits 15 to 10—Reserved: These bits cannot be read from or written to.
REJ09B0103-0800 Rev. 8.00
May 28, 2010
Page 727 of 1458