English
Language : 

HD64F2638F20J Datasheet, PDF (410/1512 Pages) Renesas Technology Corp – Renesas 16-Bit Single-Chip Microcomputer H8S Family/H8S/2600 Series
Section 10 16-Bit Timer Pulse Unit (TPU)
H8S/2639, H8S/2638, H8S/2636,
H8S/2630, H8S/2635 Group
Examples of Buffer Operation
• When TGR is an output compare register
Figure 10-19 shows an operation example in which PWM mode 1 has been designated for
channel 0, and buffer operation has been designated for TGRA and TGRC. The settings used
in this example are TCNT clearing by compare match B, 1 output at compare match A, and 0
output at compare match B.
As buffer operation has been set, when compare match A occurs the output changes and the
value in buffer register TGRC is simultaneously transferred to timer general register TGRA.
This operation is repeated each time compare match A occurs.
For details of PWM modes, see section 10.4.6, PWM Modes.
TCNT value
TGR0B
TGR0A
H'0000
H'0200
H'0450
H'0520
Time
TGR0C H'0200
Transfer
TGR0A
H'0450
H'0200
H'0520
H'0450
TIOCA
Figure 10-19 Example of Buffer Operation (1)
Page 360 of 1458
REJ09B0103-0800 Rev. 8.00
May 28, 2010