English
Language : 

HD64F2638F20J Datasheet, PDF (72/1512 Pages) Renesas Technology Corp – Renesas 16-Bit Single-Chip Microcomputer H8S Family/H8S/2600 Series
Section 1 Overview
H8S/2639, H8S/2638, H8S/2636,
H8S/2630, H8S/2635 Group
Type
Symbol
I/O
Name and Function
I/O ports
PF7 to PF3, I/O
PF0
Port F: A 6-bit I/O port. Input or output can be
designated for each bit by means of the port F data
direction register (PFDDR).
PH7 to PH0 I/O
Port H: An 8-bit I/O port. Input or output can be
designated for each bit by means of the port B data
direction register (PHDDR).
PJ7 to PJ0 I/O
Port J: An 8-bit I/O port. Input or output can be
designated for each bit by means of the port J data
direction register (PJDDR).
Motor control
PWM
PWM1A to Output PWM output: Motor control PWM channel 1 output
PWM1H
pins.
PWM2A to Output PWM output: Motor control PWM channel 2 output
PWM2H
pins.
PWMVCC
Input
PWM Power Supply: Power supply pin for motor-
control PWM.
Connect to the system power supply (+5 V) when the
motor-control function is not used.
PWMVSS Input
I2C bus interface SCL0, SCL1 I/O
(IIC) (Optionk)
(Only for the W-
mask version of
the H8S/2638,
SDA0, SDA1 I/O
H8S/2639, and
H8S/2630)
PWM Ground: Ground pin for motor-control PWM.
Connect to the system power supply (0 V).
I2C clock input/output (Channel 0/1): I2C clock
input/output pins that have bus-driving capability. The
output of SCL0 is an NMOS open-drain type.
I2C data input/output (Channel 0/1): I2C data
input/output pins that have bus-driving capability. The
output of SDA0 is an NMOS open-drain type.
Notes: 1. Subclock functions (subactive mode, subsleep mode, and watch mode) are available in
the U-mask and W-mask versions, and H8S/2635 Group.
These functions cannot be used with the other versions.
See section 22A.7, Subclock Oscillator, for the method of fixing pins OSC1 and OSC2.
The H8S/2639 and H8S/2635 Groups have no OSC1 and OSC2 pins.
2. The FWE pin is functional only in the flash memory version. The FWE pin is a NC pin in
the mask ROM versions. In the mask ROM version, the FWE pin must be left open or
be connected to Vss.
3. The HTxD1 and HRxD1 pins are not supported in H8S/2635 Group.
4. The PO15 to PO8 output are not supported in H8S/2635 Group.
5. The DA1 and DA0 output are not supported in H8S/2635 Group.
Page 22 of 1458
REJ09B0103-0800 Rev. 8.00
May 28, 2010