English
Language : 

HD64F2638F20J Datasheet, PDF (123/1512 Pages) Renesas Technology Corp – Renesas 16-Bit Single-Chip Microcomputer H8S Family/H8S/2600 Series
H8S/2639, H8S/2638, H8S/2636,
H8S/2630, H8S/2635 Group
Section 2 CPU
2.9.4 On-Chip HCAN Module Access Timing
On-chip HCAN module access is performed in four states. The data bus width is 16 bits. Wait
states can be inserted by means of a wait request from the HCAN. On-chip HCAN module access
timing is shown in figures 2-21 and 2-22, and the pin states in figure 2-23.
Bus cycle
T1
T2
T3
T4
φ
Internal address bus
Address
Read
HCAN read signal
Internal data bus
Read data
Write
HCAN write signal
Internal data bus
Write data
Figure 2-21 On-Chip HCAN Module Access Cycle (No Wait State)
REJ09B0103-0800 Rev. 8.00
May 28, 2010
Page 73 of 1458