English
Language : 

SH7280 Datasheet, PDF (881/1726 Pages) Renesas Technology Corp – Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine family
Section 17 Serial Communication Interface with FIFO (SCIF)
Initial
Bit
Bit Name Value R/W Description
1
SPB2IO
0
R/W Serial Port Break Input/Output
Indicates input or output of the serial port TXD pin.
When the TXD pin is actually used as a port outputting
the SPB2DT bit value, the TE bit in SCSCR should be
cleared to 0.
0: SPB2DT bit value not output to TXD pin
1: SPB2DT bit value output to TXD pin
0
SPB2DT 0
R/W Serial Port Break Data
Indicates the input data of the RXD pin and the output
data of the TXD pin used as serial ports. Input/output is
specified by the SPB2IO bit. When the TXD pin is set to
output, the SPB2DT bit value is output to the TXD pin.
The RXD pin status is read from the SPB2DT bit
regardless of the SPB2IO bit setting. However, RXD
input and TXD output must be set in the PFC.
0: Input/output data is low level
1: Input/output data is high level
17.3.12 Line Status Register (SCLSR)
The CPU can always read or write to SCLSR, but cannot write 1 to the ORER flag. This flag can
be cleared to 0 only if it has first been read (after being set to 1).
SCLSR is initialized to H'0000 by a power-on reset.
Bit: 15 14 13 12 11 10 9
8
7
6
5
4
3
2
1
0
-
-
-
-
-
-
-
-
-
-
-
-
-
-
- ORER
Initial value: 0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
R/W: R
R
R
R
R
R
R
R
R
R
R
R
R
R
R R/(W)*
Note: * Only 0 can be written to clear the flag after 1 is read.
Rev. 1.00 Jun. 26, 2008 Page 851 of 1692
REJ09B0393-0100