SH7280 Datasheet, PDF (1093/1726 Pages) Renesas Technology Corp – Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine family

Section 22 Controller Area Network (RCAN-ET) (SH7286 Only)
• Halt mode
When RCAN-ET is in Halt mode, it cannot take part to the CAN bus activity. Consequently
the user can modify all the requested registers without influencing existing traffic on the CAN
Bus. It is important for this that the user waits for the RCAN-ET to be in halt mode before to
modify the requested registers - note that the transition to Halt Mode is not always immediate
(transition will occurs when the CAN Bus is idle or in intermission). After RCAN-ET transit to
Halt Mode, GSR4 is set.
Once the configuration is completed the Halt request needs to be released. RCAN-ET will join
CAN Bus activity after the detection of 11 recessive bits on the CAN Bus.
• Sleep mode
When RCAN-ET is in sleep mode the clock for the main blocks of the IP is stopped in order to
reduce power consumption. Only the following user registers are clocked and can be accessed:
MCR, GSR, IRR and IMR. Interrupt related to transmission (TXACK and ABACK) and
reception (RXPR and RFPR) cannot be cleared when in sleep mode (as TXACK, ABACK,
RXPR and RFPR are not accessible) and must to be cleared beforehand.
The following diagram shows the flow to follow to move RCAN-ET into sleep mode.
Rev. 1.00 Jun. 26, 2008 Page 1063 of 1692
REJ09B0393-0100