|
SH7065 Datasheet, PDF (29/941 Pages) Renesas Technology Corp – Renesas 32-Bit RISC Microcomputer SuperH RISC engine Family/SH7000 Series | |||
|
◁ |
Section 1 Overview
Item
Operating modes
Clock pulse
generator (CPG)
Package
Product lineup
Specifications
⢠Operating modes
 Expanded ROMless mode
 Expanded ROM mode
 Single-chip mode
⢠Processing states
 Program execution state
 Exception handling state
 Bus-released state
⢠Power-down modes
 Sleep mode
 Hardware standby mode
 Software standby mode
 Module standby function
 Module clock division function
⢠Built-in clock pulse generator
⢠Selection of crystal or external clock as clock source
⢠Built-in clock-multiplication PLL circuits
⢠Built-in PLL circuit for phase synchronization between external clock and
internal clock
⢠Internal clock and on-chip peripheral module clock frequencies can be
scaled independently
176-pin plastic LQFP (LQFP2424-176), 0.5 mm pitch
SH7065: 256 kB flash/mask
Operating frequency: 60 MHz (max.)
Rev. 5.00 Sep 11, 2006 page 7 of 916
REJ09B0332-0500
|
▷ |