SH7065 Datasheet, PDF(163/941 Page) Renesas Technology Corp – Renesas 32-Bit RISC Microcomputer SuperH RISC engine Family/SH7000 Series

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

SH7065 Datasheet, PDF (163/941 Pages) Renesas Technology Corp – Renesas 32-Bit RISC Microcomputer SuperH RISC engine Family/SH7000 Series

◁

Section 4 Clock Pulse Generator (CPG) and Power-Down Modes

4.7 Oscillation Stoppage Detection Function

This CPG is provided with a function that automatically places the timer pins in the high-

impedance state when it detects clock stoppage to provide for cases where the oscillator halts due

to a system error of some kind. If the CPG detects a change in EXTAL or CKIO due to an

oscillator fault or stoppage of the external clock, it places the MMT (motor management timer) 6-

phase output pins multiplexed with port E*1 and the MMT 6-phase output pins multiplexed with

port D*2 in the high-impedance state.

Note that, in a software standby state transition, the pin states of the MMT 6-phase output pins

multiplexed with port E*1 and the MMT 6-phase output pins multiplexed with port D*2 differ as

shown below according to the setting of bit 6 (HIZ) in the standby control register (SBYCR).

1. MMT 6-phase output pins multiplexed with port E*1

These pins go to the high-impedance state regardless of the setting of bit 6 in SBYCR and PFC

settings.

2. MMT 6-phase output pins multiplexed with port D*2

These pins go to the high-impedance state when a function other than the data bus function is

selected by a PFC setting, and when the setting of bit 6 in SBYCR is 1 (HIZ setting). When the

setting of bit 6 in SBYCR is 0, the previous pin states are retained. When the data bus function

is selected, the pins always go to the high-impedance state.

While external clock oscillation is stopped, other chip operations are undefined. Also, when

external clock oscillation is restarted after being stopped, chip operations, including those of the

above 12 pins, are undefined. A power-on reset must therefore be executed when resuming chip

operation.

Notes: 1. PE23/IRQ7/PWOB, PE22/IRQ6/PVOB, PE21/IRQ5/PUOB, PE19/IRQ3/PWOA,

PE18/IRQ2/PVOA, PE17/IRQ1/PUOA/SCK0

2. PD26/D26/PWOB, PD25/D25/PVOB, PD24/D24/PUOB, PD22/D22/PWOA/SCK0,

PD21/D21/PVOA/IRQ7, PD20/D20/PUOA/IRQ6

Rev. 5.00 Sep 11, 2006 page 141 of 916

REJ09B0332-0500

▷