English
Language : 

SH7065 Datasheet, PDF (16/941 Pages) Renesas Technology Corp – Renesas 32-Bit RISC Microcomputer SuperH RISC engine Family/SH7000 Series
11.4 Interrupts ........................................................................................................................... 476
11.4.1 Compare Match Interrupts ................................................................................... 476
11.4.2 DMA Controller Activation ................................................................................. 476
11.4.3 A/D Converter Activation .................................................................................... 477
11.5 Operation Timing .............................................................................................................. 477
11.5.1 Input/Output Timing ............................................................................................ 477
11.5.2 Interrupt Signal Timing........................................................................................ 480
11.6 Usage Notes ...................................................................................................................... 482
11.7 Port Output Enable (POE)................................................................................................. 486
11.7.1 Overview.............................................................................................................. 486
11.7.2 Register Description............................................................................................. 488
11.7.3 Operation ............................................................................................................. 491
Section 12 Compare Match Timer (CMT) ................................................................... 493
12.1 Overview........................................................................................................................... 493
12.1.1 Features................................................................................................................ 493
12.1.2 Block Diagram ..................................................................................................... 494
12.1.3 Register Configuration ......................................................................................... 495
12.2 Register Descriptions ........................................................................................................ 496
12.2.1 Compare Match Timer Start Register (CMSTR) ................................................. 496
12.2.2 Compare Match Timer Control/Status Registers 0 and 1
(CMCSR0, CMCSR1) ......................................................................................... 497
12.2.3 Compare Match Counters 0 and 1 (CMCNT0, CMCNT1) .................................. 498
12.2.4 Compare Match Constant Registers 0 and 1 (CMCOR0, CMCOR1) .................. 499
12.3 Operation........................................................................................................................... 499
12.3.1 Cyclic Count Operation........................................................................................ 499
12.3.2 CMCNT Count Timing ........................................................................................ 500
12.4 Interrupts ........................................................................................................................... 501
12.4.1 Interrupt Sources.................................................................................................. 501
12.4.2 Timing of Compare Match Flag Setting............................................................... 501
12.4.3 Timing of Compare Match Flag Clearing ............................................................ 502
12.5 Usage Notes ...................................................................................................................... 502
Section 13 Watchdog Timer............................................................................................. 505
13.1 Overview........................................................................................................................... 505
13.1.1 Features................................................................................................................ 505
13.1.2 Block Diagram ..................................................................................................... 506
13.1.3 Pin Configuration................................................................................................. 507
13.1.4 Register Configuration ......................................................................................... 507
13.2 Register Descriptions ........................................................................................................ 508
13.2.1 Timer Counter (TCNT)........................................................................................ 508
Rev. 5.00 Sep 11, 2006 page xvi of xxii