English
Language : 

M16C65 Datasheet, PDF (811/829 Pages) Renesas Technology Corp – RENESAS MCU M16C FAMILY / M16C/60
Under development
M16C/65 Group
Preliminary Specification
This is a preliminary specification and is subject to change.
31. Precautions
31.21 Notes on Serial Interface UARTi (i = 0 to 2, 5 to 7)
Note
The 80-pin package does not have pins CLK2 and CTS2/RTS2 for UART2. Do not use functions
associated with these pins. UART6 and UART7 are not included.
If a low-level signal is applied to the SD pin when the IVPCR1 bit in the TB2SC register is 1 (three-
phase output forcible cutoff by input on SD pin enabled), the following pins go to high-impedance
state:
P7_2/CLK2/TA1OUT/V, P7_3/CTS2/RTS2/TA1IN/V, P7_4/TA2OUT/W, P7_5/TA2IN/W, P8_0/
TA4OUT/RXD5/SCL5/U, P8_1/TA4IN/CTS5/RTS5/U
31.21.1 Clock Synchronous Serial I/O
31.21.1.1 Transmission/Reception
When the RTS function is used with an external clock, RTSi pin (i = 0 to 2, 5 to 7) outputs a low-level
signal, which informs the transmitting side that the MCU is ready for a receive operation. The RTSi
pin outputs a high-level signal when a receive operation starts. Therefore, a transmit timing and
receive timing can be synchronized by connecting the RTSi pin to the CTSi pin of the transmitting
side. The RTS function is disabled when an internal clock is selected.
31.21.1.2 Transmission
If an external clock is selected, the following conditions must be met while the external clock is held
high when the CKPOL bit in the UiC0 register (i = 0 to 2, 5 to 7) is set to 0 (transmit data output at the
falling edge and receive data input at the rising edge of the transmit and receive clock), or while the
external clock is held low when the CKPOL bit is set to 1 (transmit data output at the rising edge and
receive data input at the falling edge of the transmit and receive clock).
• The TE bit in the UiC1 register is 1 (transmission enabled).
• The TI bit in the UiC1 register is 0 (data present in the UiTB register).
• When CTS function is selected, input on the CTSi pin is low.
REJ09B0484-0030 Rev.0.30 Sep 09, 2008
Page 776 of 791