M16C65 Datasheet, PDF (319/829 Pages) Renesas Technology Corp – RENESAS MCU M16C FAMILY / M16C/60

Under development
M16C/65 Group
Preliminary Specification
This is a preliminary specification and is subject to change.
17. Timer A
Clock Generator
Main clock
generator
fOCO-F
or PLL frequency
synthesizer
f1TIMAB 1 ^PCLK0
40 MHz
on-chip
oscillator
Divider
fOCO-F
1 ^FRA01
1 ^CM21
1 ^TCDIV00
f1
0
1/2 ^{f2TIMAB 0}
1/8
1/4
125 KHz
0
0
Timer AB divider
1/2
on-chip ^fOCO-S
fOCO-S
oscillator
fOCO-F
f1TIMAB
or
f2TIMAB
f8TIMAB
f32TIMAB
f64TIMAB
fOCO-S
Sub clock
generator
fC
1/32
Reset
Set the CPSR bit in the CPSRF
register to 1 (prescaler reset).
fC32
Figure 17.1 Timer A and B Count Sources
fC32
CM21 : Bit in the CM2 register
PCLK0 : Bit in the PCLKR register
FRA01 : Bit in the FRA0 register
TCDIV00 : Bit in the TCKDIVC0 register
REJ09B0484-0030 Rev.0.30 Sep 09, 2008
Page 284 of 791