English
Language : 

M16C65 Datasheet, PDF (480/829 Pages) Renesas Technology Corp – RENESAS MCU M16C FAMILY / M16C/60
Under development
M16C/65 Group
Preliminary Specification
This is a preliminary specification and is subject to change.
22. Remote Control Signal Receiver
22.2.1 PMCi Function Select Register (PMCiCON0) (i = 0, 1)
PMC0 Function Select Register 0
b7 b6 b5 b4 b3 b2 b1 b0
Symbol
PMC0CON0
Address
01F0h
After Reset
00h
Bit Symbol
EN
SINV
FIL
EHOLD
HDEN
SDEN
DRINT0
DRINT1
Bit Name
Function
RW
PMC0 operation enable bit
0: Operation disabled
1: Operation enabled
RW
Input signal polarity invert 0: Not inverted
bit
1: Inverted
RW
Filter enable bit
0: Filter disabled
1: Filter enabled
RW
Error flag hold bit
State of the REFLG bit in the
PMCiSTS register:
0: Held until next data received
RW
1: Held even after next data received
Header pattern enable bit
0: Header disabled
1: Header enabled
RW
Special data pattern enable 0: Special data pattern disabled
bit
1: Special data pattern enabled
RW
Receive interrupt control bit
Interrupt request is generated under the
following conditions:
b7 b6
0 0: When reception completed
0 1: When compare match occurs and
reception completed
RW
1 0: When no receive error occurs and
reception completed
1 1: When compare match and no receive
error occurs, and reception completed
PMC1 Function Select Register 0
b7 b6 b5 b4 b3 b2 b1 b0
Symbol
PMC1CON0
Address
01F8h
After Reset
XXX0 X000b
Bit Symbol
Bit Name
Function
RW
EN
PMC1 operation enable bit
0: Operation disabled
1: Operation enabled
RW
SINV
Input signal polarity invert 0: Not inverted
bit
1: Inverted
RW
FIL
Filter enable bit
0: Filter disabled
1: Filter enabled
RW
—
(b3)
No register bit. If necessary, set to 0. Read as undefined value.
—
HDEN
Header pattern enable bit
0: Header disabled
1: Header enabled
RW
—
(b7-b5)
No register bits. If necessary, set to 0. Read as undefined value.
—
EN (PMC0 Operation Enable Bit) (b0)
The EN bit is used to control start/stop of PMCi operation. Confirm that the operation has started or
stopped by the ENFLG bit in the PMCiCON2 register.
REJ09B0484-0030 Rev.0.30 Sep 09, 2008
Page 445 of 791