M16C65 Datasheet, PDF (415/829 Pages) Renesas Technology Corp – RENESAS MCU M16C FAMILY / M16C/60

Under development
M16C/65 Group
Preliminary Specification
This is a preliminary specification and is subject to change.
19. Three-Phase Motor Control Timer Function
19.3.1.5 Simultaneous Conduction Prevention
This function prevents the upper and lower output signals from being active simultaneously due to
program errors or an unexpected program operation. When the high- and low-side output signals
become active at the same time while the simultaneous conduction is disabled by the INV04 bit in the
INVC0 register, the following occur:
• The INV03 bit in the INVC0 register becomes 0 (three-phase motor control timer output disabled).
• The INV05 bit in the INVC0 register becomes 1 (simultaneous conduction detected).
• Pins U, U, V, V, W, and W go to a high-impedance state.
19.3.1.6 Three-Phase PWM Waveform Output Pins
Pins U, U, V, V, W, and W output the PWM waveform under the following conditions:
• The INVC02 bit in the INVC0 register is 1 (three-phase motor control timer function).
• The INVC03 bit is 1 (three-phase motor control timer output enabled).
• The PFCi bit in the PFCR register is 1 (three-phase PWM output (selected independently for each
pin)).
The three-phase output forced cutoff by the SD pin is available.
REJ09B0484-0030 Rev.0.30 Sep 09, 2008
Page 380 of 791