English
Language : 

M16C65 Datasheet, PDF (422/829 Pages) Renesas Technology Corp – RENESAS MCU M16C FAMILY / M16C/60
Under development
M16C/65 Group
Preliminary Specification
This is a preliminary specification and is subject to change.
19. Three-Phase Motor Control Timer Function
Triangular Waveform as a Carrier Wave
Carrier wave
Signal wave
TB2S bit
in TABSR register
Timer B2
Timer A1
reload control signal (1)
IR bit in TB2IC register
(timer B2 interrupt request)
TA4 register
Reload register
Timer A4
start trigger signal (1)
Timer A4
one-shot pulse (1)
U-phase output signal (1)
U-phase output signal (1)
Dead time timer output (1)
INV14 = 0
(Active low)
U-pin output
U-pin output
a’
a
b’
b
c'
c
d’
d
a’
a
b’
b
c’
c
d’
d
a’
a
b’
b
c’
c
d’
d
Rewrite of registers IDB0 and IDB1 The rewritten values are
reflected at this point.
Dead time
INV14 = 1
(Active high)
U-pin output
U-pin output
The above applies under the following conditions.
The INVC0 register
- The INV02 bit is 1 (three-phase motor control timer function used).
- The INV03 bit is 1 (three-phase motor control timer output enabled).
- The INV06 bit is 0 (triangular wave modulation mode).
The INVC1 register
- The INV16 bit is 1 (The dead time timer is triggered on the rising edge of the three-phase output shift register).
- The INV15 bit is 0 (dead time timer enabled).
- The INV11 bit is 0 (three-phase mode 0).
- The INV10 bit is 0 (Timer B2 underflow is a start trigger for timers A1, A2 and A4 ).
The ICTB2 register is 1h (Timer B interrupt request is generated at every timer B2 underflow.).
The PWCOM bit in the TB2CS register is 0 (timer B2 reload at the timing of timer B2 underflow)
Bits PFC1 and PFC0 in the PFCR register are 11b (U-, U-phase outputs).
The TA4 register
- Initial value : a’
- Changes at every timer B2 interrupt
1st : a, 2nd : b’, 3rd : b, 4th: c’, 5th : c, 6th : d’, 7th : d
Registers IDB0 and IDB1
- Initial values : DU0 = 1, DUB0 = 0, DU1 = 0, DUB1 = 1
- The values are changed to DU0 = 1, DUB0 = 0, DU1 = 1, DUB1 = 0 at the 6th timer B2 interrupt.
Note:
1. Internal signal. Refer to Figure 19.1.
Figure 19.6 Usage Example of Three-Phase Mode 0
REJ09B0484-0030 Rev.0.30 Sep 09, 2008
Page 387 of 791