M16C65 Datasheet, PDF (734/829 Pages) Renesas Technology Corp – RENESAS MCU M16C FAMILY / M16C/60

Under development
M16C/65 Group
Preliminary Specification
This is a preliminary specification and is subject to change.
30. Flash Memory
FMR01 (CPU Rewrite Mode Select Bit) (b1)
Commands can be accepted by setting the FMR01 bit to 1 (CPU rewrite mode enabled).
To set the FMR01 bit to 1, write 0 and then 1 in succession. Make sure no interrupts or DMA transfers
will occur before writing 1 after writing 0.
While in EW0 mode, write to this bit from a program in an area other than flash memory.
Enter read array mode, and then set this bit to 0.
FMR02 (Lock Bit Disable Select Bit) (b2)
The lock bit is disabled by setting the FMR02 bit to 1 (lock bit disabled) (Refer to 30.8.2 “Data Protect
Function”).
The FMR02 bit does not change the lock bit data but disables the lock bit function. If an erase
command is executed when the FMR02 bit is set to 1, the lock bit data status changes from 0 (locked)
to 1 (unlocked) after command execution is completed.
To set the FMR02 bit to 1, write 0 and then 1 in succession when the FMR01 bit is 1. Make sure no
interrupts or DMA transfers will occur before writing 1 after writing 0.
REJ09B0484-0030 Rev.0.30 Sep 09, 2008
Page 699 of 791