English
Language : 

M16C65 Datasheet, PDF (593/829 Pages) Renesas Technology Corp – RENESAS MCU M16C FAMILY / M16C/60
Under development
M16C/65 Group
Preliminary Specification
This is a preliminary specification and is subject to change.
24.2.3 SI/Oi Control Register (SiC) (i = 3, 4)
24. Serial Interface SI/O3 and SI/O4
SI/Oi Control Register (i = 3, 4)
b7 b6 b5 b4 b3 b2 b1 b0
Symbol
S3C
S4C
Address
0272h
0276h
After Reset
0100 0000b
0100 0000b
Bit symbol
Bit Name
Function
RW
b1 b0
SMi0
SMi1
Internal synchronous
clock select bit
0 0 : Selecting f1SIO or f2SIO
0 1 : Selecting f8SIO
1 0 : Selecting f32SIO
RW
1 1 : Do not set
SMi2
SOUTi output disable bit
0 : SOUTi output enabled
1 : SOUTi output disabled (high-impedance)
RW
0 : Input/output port
SMi3 SI/Oi port select bit
serial interface disabled
1 : SOUTi output, CLKi function
RW
serial interface enabled
0 : Transmit data is output at falling edge of
transmit/receive clock and receive data is
SMi4 CLK polarity select bit
input at rising edge
1 : Transmit data is output at rising edge of
RW
transmit/receive clock and receive data is
input at falling edge
SMi5 Bit order select bit
0 : LSB first
1 : MSB first
RW
SMi6
Synchronous clock
select bit
0 : External clock
1 : Internal clock
RW
SMi7
SOUTi initial output set
bit
Valid when SMi6 = 0
0 : Low output
1 : High output
RW
Write into the SiC register by the next instruction after setting the PRC2 bit in the PRCR register to 1
(write enabled).
SMi1-SMi0 (Internal Synchronous Clock Select Bit) (b1-b0)
Select f1SIO or f2SIO by the PCLK1 bit in the PCLKR register.
Set the SiBRG register when changing bits SMi1 to SMi0.
SMi2 (SOUTi Output Disable Bit) (b2)
When the SMi2 bit is set to 1 (SOUTi output disabled), the target pin goes to high-impedance state
regardless of which function of the pin is being used.
SMi7 (SOUTi Initial Value Set Bit) (b7)
Set the SMi7 bit when the SMi3 bit is 0 (input/output port, serial interface disabled). The level selected
by the SMi7 bit is output from the SOUTi pin by setting the SMi3 bit to 1 and SMi2 bit to 0 (SOUTi
output).
REJ09B0484-0030 Rev.0.30 Sep 09, 2008
Page 558 of 791