English
Language : 

M16C65 Datasheet, PDF (664/829 Pages) Renesas Technology Corp – RENESAS MCU M16C FAMILY / M16C/60
Under development
M16C/65 Group
Preliminary Specification
This is a preliminary specification and is subject to change.
26. Consumer Electronics Control (CEC) Function
26.2.5 CEC Flag Register (CECFLG)
CEC Flag Register
b7 b6 b5 b4 b3 b2 b1 b0
Symbol
CECFLG
Address
0354h
After Reset
00h
Bit Symbol
Bit Name
Function
RW
CRFLG Receive status flag
0: Waiting
1: Receiving
RO
CTFLG Transmit status flag
0: Waiting
1: Receiving
RO
CRERRFLG
Receive error
detect flag
0: Not detected
1: Error detected (out of the
RO
determinable range)
CTABTFLG Arbitration lost detect flag
0: Not detected
1: Detected
RO
0: Not detected
CTNACKFLG Transmit NACK detect flag
1: NACK detected (when transmitting
Directly addressed)
RO
ACK detected (in Broadcast)
0: 8th bit not received or
CRD8FLG 8th bit of data receive flag
10th bit received
RO
1: 8th bit received
0: 8th bit not transmitted or
CTD8FLG 8th bit of data transmit flag
10th bit transmitted
RO
1: The 8th bit transmitted
0: Start bit not detected or
CRSTFLG Start bit detection
8th bit received.
RO
1: Start bit detected
CRFLG (Receive Status Flag) (b0)
Condition to become 0.
• Waiting
Condition to become 1.
• Receiving
• Error low pulse is being output when the CABTEN bit in the CECC4 register is set to 1 (error low
pulse output enabled).
CRERRFLG (Receive Error Detect Flag) (b2)
Condition to become 0.
• Set the CRXDEN bit in the CECC3 to 0 (receive disabled).
Condition to become 1.
• Low or high period of the data bit is out of the acceptable range
CTABTFLG (Arbitration Lost Detect Flag) (b3)
Condition to become 0.
• Set the CTXDEN bit in the CECC3 register to 0 (transmit disabled).
CTNACKFLG (Transmit NACK Detect Flag) (b4)
Condition to become 0.
• Set the CTXDEN bit in the CECC3 register to 0 (transmit disabled).
REJ09B0484-0030 Rev.0.30 Sep 09, 2008
Page 629 of 791