M16C65 Datasheet, PDF (673/829 Pages) Renesas Technology Corp – RENESAS MCU M16C FAMILY / M16C/60

Under development
M16C/65 Group
Preliminary Specification
This is a preliminary specification and is subject to change.
26. Consumer Electronics Control (CEC) Function
26.3.5.2 Data Bit Detection
The detect timing of the start bit and data bit (other than start bit) is selected by the CRRNG bit in the
CECC2 register. Select the data bit acceptable range by the CDATRNG bit in the CECC2 register.
Figure 26.6 shows Data Bit Acceptable Range (CRRNG Bit = 0).
When the CRRNG bit is set to 0 (detects falling edge acceptable range), the input data is determined
as data 1 if the rising edge is detected before 1.05ms and the input data is determined as data 0 if the
rising edge is detected after 1.05 ms.
CEC input
(input data: 0)
Only a falling edge is detected
Acceptable range
When the CDATRNG bit is set to 0: ±350µs
When the CDATRNG bit is set to 1: ±500µs
Determined as
data 0 after 1.05ms
0ms
1.05ms
2.4ms
Only a falling edge is detected
Acceptable range
When the CDATRNG bit is set to 0: ±350µs
When the CDATRNG bit is set to 1: ±500µs
CEC input
(iput data: 1)
Determined as data 1 before 1.05ms
0ms
1.05ms
CRRNG and CDATRNG: Bits in the CECC2 register.
Figure 26.6 Data Bit Acceptable Range (CRRNG Bit = 0)
2.4ms
REJ09B0484-0030 Rev.0.30 Sep 09, 2008
Page 638 of 791