English
Language : 

M16C65 Datasheet, PDF (652/829 Pages) Renesas Technology Corp – RENESAS MCU M16C FAMILY / M16C/60
Under development
M16C/65 Group
Preliminary Specification
This is a preliminary specification and is subject to change.
25. Multi-Master I2C-bus Interface
Table 25.17 Registers Associated with I2C Interface Interrupts
Address Register Name
Register Symbol
007Bh
IICBus Interface Interrupt Control Register IICIC
007Ch
SCL/SDA Interrupt Control Register
SCLDAIC
0206h
Interrupt Source Select Register 2
IFSR2A
Value After Reset
XXXX X000b
XXXX X000b
00h
When using the I2C-bus interface interrupt, set the IFSR22 bit in the IFSR2A register to 1 (I2C-bus
interrupt). When using SCL/SDA interrupt, set the IFSR23 bit in the IFSR2A register to 1 (SCL/SDA
interrupt).
The SCL/SDA interrupt is enabled even in wait mode and stop mode.
The IR bit in the SCLDAIC register may become 1 (interrupt requested) when the ES0 bit in the S1D0
register, SIP bit in the S2D0 register, or SIS bit in the S2D0 register is changed. Therefore, follow the
procedure below to change these bits. Refer to 14.13 “Notes on Interrupts”.
(1) Set bits ILVL2 to ILVL0 in the SCLDAIC register to 000b (interrupt disabled).
(2) Set the ES0 bit in the S1D0 register and bits SIP and SIS in the S2D0 register.
(3) Set the IR bit in the SCLDAIC register to 0 (no interrupt request).
REJ09B0484-0030 Rev.0.30 Sep 09, 2008
Page 617 of 791